How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Eureka Technology, Inc.
Category:
DDR
DDR3 SDRAM Controller
DDR3 SDRAM Controller
Key features
- Supports industry standard Double Data Rate (DDR2 and DDR3) SDRAM.
- Pipeline access allows continuous data bursting and hidden command execution.
- Page hit detection supports fast column access and multiple open banks.
- High speed implementation with standard DFI support for hard DDR PHY.
- Optional built-in soft PHY for low cost implementation.
- Extensive general pupose registers for PHY support and calibration.
- Numerous optional features such as multiple access ports, AHB, AXI and generic user interface, ECC, and others.
- User controlled read and write latency.
- On-die termination (ODT) and Off-chip Driver impedance adjustment (OCD) suports.
- Programmable SDRAM access timing parameters and configurations.
- Automatic refresh generation with programmable refresh intervals.
- Self-refresh mode to reduce system power consumption.
- Differentiating Features
- Multiple access ports with advance arbitration scheme.
- Multiple standard bus interface support (e.g. AHB, AXI, PowerPC, Wishbone, SH4).
- Different clock domaisn for access ports and SDRAM operation.
- Optional soft PHY or hard PHY interface.
Block Diagram
EP538 block diagram
Specifications
Identity
Part Number
EP538
Vendor
Eureka Technology, Inc.
Type
Silicon IP
Controller / PHY
Controller
Standards & Interfaces
Memory
DDR3
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Interface IP
What is DDR3 SDRAM Controller?
DDR3 SDRAM Controller is a DDR IP core from Eureka Technology, Inc. listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.