Vendor: Altera Category: DDR

DDR and DDR2 SDRAM Controller Intel® FPGA IP Core

The DDR and DDR2 SDRAM controllers handle the complex aspects of using DDR and DDR2 SDRAM—initializing the memory devices, managi…

Contact Provider Request Datasheet
Controller DDR2 View all specifications

Overview

The DDR and DDR2 SDRAM controllers handle the complex aspects of using DDR and DDR2 SDRAM—initializing the memory devices, managing SDRAM banks, and keeping the devices refreshed at appropriate intervals. The controllers translate read-and-write requests from the local interface into all the necessary SDRAM command signals.

Whether you use the intellectual property (IP) Tool bench in the Platform Designer (formerly Qsys) or the Intel® Quartus® Prime design software, it generates a design example, instantiates a phase-locked loop (PLL), an example driver, and your DDR/DDR2 SDRAM controller custom variation. The design example is a fully-functional example design that can be simulated, synthesized, and used in hardware. The example driver is a self-test module that issues read-and-write commands to the controller and checks the read data to produce the pass/fail and test complete signals.

You can replace the DDR/DDR2 SDRAM controller encrypted control logic in the example instance with your own custom logic, which allows you to use the Intel FPGA clear-text datapath with your own control logic.Support for industry-standard DDR and DDR2 SDRAM devices and modules

Key features

  • Support for industry-standard DDR and DDR2 SDRAM devices and modules
    • Including support for registered DIMMs
  • Flexible, robust design
    • 1, 2, 4, or 8 chip-select signals
    • Configurable data width including data strobe (DQS) read postamble control logic and optional non-DQS read mode for side banks (Intel® Stratix® series FPGAs)
    • Automatic or user-controlled refresh
    • Data mask signals for partial write operations
    • Bank management architecture, which minimizes latency
  • Quick and easy implementation
    • IP Toolbench-generated constraint script
    • Top-level example design shipped as a deliverable with the Intel FPGA IP function
    • IP functional simulation models used in Intel FPGA-supported VHDL and Verilog HDL simulators
    • Free clear-text datapath for use with custom controller
  • Platform Designer (formerly Qsys) IP-ready to enable system-level design

Specifications

Identity

Part Number
DDR and DDR2 SDRAM Controller Intel® FPGA IP Core
Vendor
Altera
Type
Silicon IP
Controller / PHY
Controller

Standards & Interfaces

Memory
DDR2

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Altera
HQ: USA
Contact Altera

Learn more about DDR IP core

Building high-speed FPGA memory interfaces

This article examines the architecture behind the I/O blocks in high-end FPGAs and how these FPGAs are able to achieve 533 MHz or 1067 Mbps data rates. It also examines the tools that are used to build a memory interface, and provide a brief overview of the timing budget.

5 Wirebond Power Bus Watch Out!

Wirebond package,lower cost package with lesser IO density always impose challenge for FPGA designer to meet the required power parameteric budget.This paper will share 5 watch outs on wirebond chip power bus planning.

Frequently asked questions about DDR Interface IP

What is DDR and DDR2 SDRAM Controller Intel® FPGA IP Core?

DDR and DDR2 SDRAM Controller Intel® FPGA IP Core is a DDR IP core from Altera listed on Semi IP Hub.

How should engineers evaluate this DDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP