Vendor: Smartlogic GmbH Category: Protocol Bridge

AXI Bridge for PCIe IP Core

The AXI Bridge for PCIe IP core is the IP solution with a mix of multiple industry standard memory mapped AXI Interfaces.The AXI …

Contact Provider Request Datasheet

Overview

The AXI Bridge for PCIe IP core is the  IP solution with a powerful mix of multiple industry standard memory mapped AXI Interfaces.The AXI Bridge IP core translates the AXI4 memory read or writes to PCI-Express Transaction Layer Packets and translates PCIe memory read and write requests to AXI4 transactions.

All interfaces support fully parallel operation without any interferences. Interfaces that are not required can be turned off individually and do not occupy logic resources.

This IP core enables the developer to build complex PCI-Express endpoints with no specific PCI Express protocol know-how. The user only transmits or receives payload data and does not have to assemble valid PCI-Express TLP packets.

A powerful kernel mode device driver is shipped with the IP for Windows and Linux OS to ensure easy software integration of the core.

Key features

  • Up to 4 S-AXI4 interfaces for bridging applications (incl peer to peer applications)
  • 6 AXI BARs with dynamic address translators
  • Non-blocking approach, an incomplete AXI packet does not block other AXI interfaces
  • Up to 8 AXI4 Masters to interface user registers
  • User transmits / receives only user data without PCIe protocol knowledge
  • Independent clocking and data width for each AXI interface
  • Built in completion sorting: S-AXI read requests are answered always in the requested order
  • High performance throughput: BVALID is asserted immediately after the end of the packet (WLAST)
  • Based on Xilinx / Intel / Lattice integrated PCI Sig compliant PCIe Block (HardIP)
  • Link speed Gen 1-4, link widths x1-x8
  • Available for most Xilinx, Intel and Lattice devices

Block Diagram

AXI Bridge for PCIe IP Core block diagram

What’s Included?

  • Encrypted VHDL Source Code for easy Designflow integration
  • Comprehensive User Guide
  • Reference Design
  • Windows / Linux Driver Package (Option)
  • PCI-Express Testbench with High Speed simulation mode
  • Technical support

Specifications

Identity

Part Number
AXI Bridge for PCIe IP Core
Vendor
Smartlogic GmbH
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Smartlogic GmbH
HQ: Germany
Contact Smartlogic GmbH

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is AXI Bridge for PCIe IP Core?

AXI Bridge for PCIe IP Core is a Protocol Bridge IP core from Smartlogic GmbH listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP