Vendor: Digital Blocks, Inc. Category: DMA

SG DMA Controller, 1-16 DMA Channels, AHB5 Master Interface

The DB-DMAC-MC-AHB5 & DB-DMAC-MC-AHB-Lite Verilog RTL IP Core is a Multi-Channel DMA Controller supporting 1 – 16 independent dat…

Overview

The DB-DMAC-MC-AHB5 & DB-DMAC-MC-AHB-Lite Verilog RTL IP Core is a Multi-Channel DMA Controller supporting 1 – 16 independent data transfers. The Direct Memory Access (DMA) Controller IP Core contains 1 - 16 DMA Controller Engines (i.e. DMA Channels), with a unified AHB Master Read/Write interconnects. The DB-DMAC-MC-AHB excels at high data throughput on both small and large data sets. Standard IP releases of number of DMA Controller Engines are 1, 2, 4, 8, and 16. Please contact the endor about our configurable DB-DMAC-MC-AHB with 1 to 256 DMA Channels.

Key features

  • 1 - 16 Multi-Channel High Performance DMA Controller Engines:
    • High-Speed Finite State Machine Control
    • Up to 16 DMA transfers operational in parallel
    • High Throughput to/from Memory via AMBA AHB on both small and large data sets
    • Dual-Port, Single-Clock FIFO, user parameterized in Depth x Width.
    • Optional Dual-Port, Dual-Clock FIFO design
    • Optional external single memory interface for all DMA Multi-Channels
    • Fixed number of DMA Multi-Channel releases at lower licensing cost
  • Contact Digital Blocks about our configurable DB-DMAC-MC-AHB with 1 to 256 DMA Channels.
  • DMA releases with either AMBA AHB5 or AHB-Lite supported
  • Supports following DMA transfers:
    • Memory-to-Memory
    • Memory-to-Peripheral
    • Peripheral-to-Memory
    • Peripheral-to-Peripheral
  • Scatter Gather List (SGL):
    • processing of linked-list Descriptor nodes
    • supports non-contiguous data block transfers to a contiguous segment of memory and vice versa
  • Variety of User DMA Transfer Control:
    • Link-List Processor for Autonomous & Chained Block Transfers (SGL)
    • CPU Software or external Hardware initiated transfers
  • Targets CPU DMA & PCIe DMA Controller in Linux environment as well as applications with standard peripherals or unique peripheral data transfer requirements
  • Arbiter – Round Robin (priority Arbitration Modes available – contact Digital Blocks)
  • Individual Interface Data Widths: 8 / 16 / 32 / 64 / 128 / 256 / 512 / 1024.
  • Programmable Data Burst Capability: 1, 4, 8, 16 and up to 256 via AHB
  • Interrupt Controller – Signaling DMA Status - Transfer Done & Diagnostics
  • Fully-synchronous, synthesizable Verilog RTL core, with rising-edge clocking, no gated clocks, and no internal tri-states, for easy integration into FPGA or ASIC design flows.

Block Diagram

DB-DMAC-MC-AHB block diagram

What’s Included?

  • Verilog RTL Source or technology-specific netlist.
  • Comprehensive testbench suite with expected results.
  • Synthesis scripts.
  • Installation & Implementation Guide.
  • Technical Reference Manual.

Specifications

Identity

Part Number
DB-DMAC-MC-AHB
Vendor
Digital Blocks, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about DMA IP core

Toki: Profiling HBM Performance on FPGA Systems with RISC-V Soft Cores and PCIe Host DMA Traffic

Toki, released as open source, is the first hardware-software framework that enables profiling the performance of HBM on FPGA accelerator cards by jointly considering (i) the execution of workloads on RISC-V soft cores instantiated on the FPGA and (ii) the injection of memory traffic from the host system via DMA over PCIe, providing insights that cannot be obtained with synthetic traffic generators alone.

DMA IP Integration

There are many IP’s today . These IP’s can be simple IP’s like Timer to complex IP’s like Accelerators. In Most of the cases IP’s are Integrated in standard way. There are cases where you have the option of Integrating it differently. This goes un-noticed or unable to be implemented due to time constraints. One such IP that would be discussed in this paper is DMA . This paper tries to explain idea of Integrating Direct Memory access(DMA) and Interrupt Control Unit(ICU) differently but final implementation requires some changes in IP. There is a possibility that alternate design explained below may be already implemented.

Enter the Arena: How Our Toolchain Started Improving Itself

It started with me prompting an agent to shave cycles off a customer's model, one region at a time. It became an internal arena where engineers and their agents compete to make Chimera kernels faster, an oracle that checks every result bit for bit, and a pipeline that feeds the best ideas back into our compiler.

Frequently asked questions about DMA IP

What is SG DMA Controller, 1-16 DMA Channels, AHB5 Master Interface?

SG DMA Controller, 1-16 DMA Channels, AHB5 Master Interface is a DMA IP core from Digital Blocks, Inc. listed on Semi IP Hub.

How should engineers evaluate this DMA?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DMA IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP