The high-speed 14-bit ADC employs a high-performance differential pipeline architecture.
The high-speed 14-bit ADC employs a high-performance differential pipeline architecture.
The ADC consists of a core ADC, LVDS clock receiver, reference voltages and currents circuit. The ADC requires 1.62 ÷ 1.98 V analog supply and 0.9 ÷ 1.1 V, 1.62 ÷ 1.98 V digital supply voltages.
This ADC supports standby mode which allows state with minimum power consumption. There is also the ability to configure the operating modes of the ADC with digital registers: register ref<3:0> controls the differential reference voltages, register ish<3:0> adjusts current of the sample and hold, register iadc<3:0> adjusts current of the core ADC.
The device is manufactured on TSMC 90 nm MS CMOS technology.
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 90nm | CIS | Silicon Proven |
Note: some files may require an NDA depending on provider policy.
14-bit 1-channel 100/125 MSPS pipeline ADC is a ADC IP core from NTLab listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.