Vendor: Fraunhofer Institute Integrated Circuits and Systems (IIS) Category: ADC

12 Bit 20 MS/s Pipeline ADC on XFAB XH035

This pipelined ADC can be applied for up to 20MSps sampling frequencies.

12 Bit View all specifications

Overview

This pipelined ADC can be applied for up to 20MSps sampling frequencies. By using interleaved switched-capacitor circuitries a CLK signal with half the sampling rate needs to be applied.

This ADC is built as a single-ended architecture and is designed to convert input signals from 0.5 – 2.3V at 3.3V supply voltage with up to 10 MHz input bandwidth with 12 bits resolution.

The ADC IP includes reference voltage generation with buffers and optional high-precision bandgap reference. The accuracy of the ADC is ensured by one-time-trimming of the reference voltages. Power-down mode is available.

The ADC is silicon proven using the XFAB XH035 process. Measurement results and samples are available.

Fraunhofer IIS provides a detailed documentation and
support for the IP integration. Modifications, extensions and technology ports of the IP are available on request

Key features

  • Resolution: 12 bit
  • Conversion rate: up to 20 MS/s
  • Power consumption: 125 mW @ 3.3 V
  • Integral non-linearity: +/- 2.0 LSB
  • Diff. non-linearity: +/- 0.7 LSB
  • Supply voltage: 3.0 V – 5.0 V
  • Input voltage range: 0.5 - 2.3 V
  • Operating temperature: 0 – 85 °C

Block Diagram

ADC12b020MS350nm block diagram

Benefits

  • Accelerated design service
  • Design safety (first-time-right)
  • Customer-specific flexible IPs
  • Automated DfR and verification

Applications

  • IoT
  • Medical
  • Consumer
  • Automotive (on request)
  • Industrial (on request)

What’s Included?

  • GDSII data
  • Simulation model
  • Documentation
  • Integration and customizing support

Specifications

Identity

Part Number
ADC12b020MS350nm
Vendor
Fraunhofer Institute Integrated Circuits and Systems (IIS)
Type
Silicon IP

Analog

Resolution bits
12 Bit

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Learn more about ADC IP core

ARTE Debuts New MPEG-H Dialog+ Feature

For quite some time now, Fraunhofer IIS has been delivering MPEG-H Dialog +, a dialogue enhancement solution for broadcast and streaming. The codec separates speech from the rest of a film’s soundtrack and enables its separate enhancement.

Neurons cast in silicon: AI chip SENNA accelerates spiking neural networks

The Fraunhofer Institute for Integrated Circuits IIS has developed an AI chip for processing spiking neural networks (SNNs). The inference accelerator for spiking neural networks SENNA is inspired by the functioning of the brain, consists of artificial neurons, and can process electrical impulses (spikes) directly. Its speed, energy efficiency, and compact design make it possible to use SNNs directly where the data is generated: in devices at the edge.

Frequently asked questions about ADC IP cores

What is 12 Bit 20 MS/s Pipeline ADC on XFAB XH035?

12 Bit 20 MS/s Pipeline ADC on XFAB XH035 is a ADC IP core from Fraunhofer Institute Integrated Circuits and Systems (IIS) listed on Semi IP Hub.

How should engineers evaluate this ADC?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this ADC IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP