Learn more about ADC IP core
System Verilog Assertions (SVA) integrate well with UVM testbenches and make verification easier and more accurate. Steps can be taken to reduce coding overhead and allow for greater flexibility for reuse. While not all requirements are ideal for assertions, this paper aims to explain that, when used correctly, SVA can save time and increase design accuracy.
As a GF Channel Partner, ASIC North will bring GF’s differentiated technologies to more applications around the world by selling design services, facilitating production, and driving products through the full semiconductor life cycle.
A system’s operation hinges on the accuracy of an embedded temperature sensor‘s measurements. Therefore, choosing the correct integrated temperature sensor IP for your device is critical to your successful hardware designs.
In this post, we’ll look at more advanced technology topics and key design tools that enhance layout productivity. We’ll also explore what might be next for integrated circuit (IC) mask layout design.
FinFETs form the foundation for many of today’s semiconductor fabrication techniques but also create significant design concerns that affect your layout. Understanding the changes and design strategies that finFET requires is crucial to building an effective layout. In this post, we’ll talk about how these changes influence integrated circuit layout.
asicNorth is pleased to announce immediate availability of its silicon proven platform to rapidly deploy IoT Endpoint ASICs – IoTa. Samples are available for prototype development.
