1 to 30 MHz Intermediate-Frequency Amplifier with Wide Gain Range
IFA consists of 3 stages amplifier with tunable gain, AGC system, linear buffer for analog output and an analog-digital converter…
Overview
IFA consists of 3 stages amplifier with tunable gain, AGC system, linear buffer for analog output and an analog-digital converter (ADC) for 2-bits digital output and a detector of output level.
The amplifier has differential inputs and outputs. Gain is sequentially reduced from the last stage to the first stage. This method allows to keep a low noise figure in wide gain range.
In the analog output mode the circuit controls the gain so that the magnitude of the differential output signal. The signal level is set through Det_ampl_lvl<2:0>.
Digital output with AGC for analog signal mode operates similarly to the previous mode.
AGC operates in an automatic control mode of digital detector threshold for digital signal (MAGN). Threshold and gain are set by the DAC code. Digital output level is set 1.8V, 2.4V, 2.7V, ADC_VCC.
DC offset compensation system operates both at an amplifier output signal and at a buffer output signal.
Key features
- AMS SiGe BiCMOS 0.35um
- Wide gain range (0…60 dB)
- Low group delay time ripple vs. frequency and gain
- Digital and analog output modes
- Built-in AGC system and DCOC
Block Diagram
Applications
- Navigation systems
- Receivers
- Transceivers
What’s Included?
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Amplifier IP core
Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Linearity Analysis of Source-Degenerated Differential Pairs for Wireline Applications
Frequently asked questions about Amplifier IP cores
What is 1 to 30 MHz Intermediate-Frequency Amplifier with Wide Gain Range?
1 to 30 MHz Intermediate-Frequency Amplifier with Wide Gain Range is a Amplifier IP core from NTLab listed on Semi IP Hub.
How should engineers evaluate this Amplifier?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Amplifier IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.