0.035... 100 MHz intermediate-frequency amplifier
IFA consists of 6-stage amplifier with tunable gain, AGC system, linear output buffer for differential analog output.
Overview
IFA consists of 6-stage amplifier with tunable gain, AGC system, linear output buffer for differential analog output.
Gain is sequentially reduced from the last stage to the first stage. This method allows to keep a low noise figure in wide gain range.
The IFA is designed using TSMC 65 nm CRN65LP technology.
Key features
- TSMC 65 nm CRN65LP technology
- Differential inputs, outputs
- High frequency 0.035 – 100 MHz
- High linearity
- Automatic gain control (AGC) system
- AGC detector threshold adjustment in the digital mode
- Portable to other technologies (upon request)
Block Diagram
Applications
- Point-to-point data transmission
- Multidrop buses
- Clock distribution
- Backplane receiver
- Backplane data transmission
- Cable data transmission
What’s Included?
- Schematic or NetList
- Abstract model (.lef and .lib files)
- Layout view (optional)
- Behavioral model (Verilog)
- Extracted view (optional)
- GDSII
- DRC, LVS, antenna report
- Test bench with saved configurations (optional)
- Documentation
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 65nm | GP | Silicon Proven |
Specifications
Identity
Files
Note: some files may require an NDA depending on provider policy.
Provider
Learn more about Amplifier IP core
Designing the Beam Steering Core for a C-Band AESA: A Look at VSI's VBF0644 GaAs Beamformer IC
Powering the Future of RF: Falcomm and GlobalFoundries at IMS 2025
Real-Time ESD Monitoring and Control in Semiconductor Manufacturing Environments With Silicon Chip of ESD Event Detection
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Linearity Analysis of Source-Degenerated Differential Pairs for Wireline Applications
Frequently asked questions about Amplifier IP cores
What is 0.035... 100 MHz intermediate-frequency amplifier?
0.035... 100 MHz intermediate-frequency amplifier is a Amplifier IP core from NTLab listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Amplifier?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Amplifier IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.