A New Generation of LPDDR
June 15, 2020
Ever-increasing expectations for mobile device performance have been driving the need for versatile mobile memory solutions. JEDEC has recently announced the publication of JESD209-5A which is equipped to match the latest bandwidth, power, performance, and reliability trends. The JESD209-5A standard offers several feature enhancements in addition to the existing LPDDR5 standard, including support for Partial Array Refresh Control (PARC), Refresh Management, Enhanced Write Clock (WCK) Always On Mode, Optimized Refresh, etc. This blog will briefly discuss the new features introduced in the updated LPDDR5 standard which has helped to significantly reduce power consumption and improved in data integrity.
To read the full article, click here
Related Semiconductor IP
- LPDDR5T / LPDDR5X / LPDDR5 Controller
- LPDDR5 Controller - Validates memory controllers for high-speed, power-efficient performance
- LPDDR5 IP solution
- Simulation VIP for LPDDR5
- LPDDR5 Synthesizable Transactor
Related Blogs
- SiFive; Empowering A New Era of Data Center Innovation
- UCIe Heralds a Robust Chiplet Ecosystem for a New Era of SoC Innovation
- Charting a Productive New Course for AI in Chip Design
- Why AI Requires a New Chip Architecture
Latest Blogs
- Securing The Road Ahead: MACsec Compliant For Automotive Use
- Beyond design automation: How we manage processor IP variants with Codasip Studio
- Cadence Extends Support for Automotive Solutions on Arm Zena Compute Subsystems
- The Role of GPU in AI: Tech Impact & Imagination Technologies
- Time-of-Flight Decoding with Tensilica Vision DSPs - AI's Role in ToF Decoding