DO-254 AXI Universal Asynchronous Receiver Transmitter (UART) 16550 1.00a
Connects through an AXI4-Lite interface and provides the controller interface for asynchronous serial data transfer.
- UART
- March 2014
Semiconductor IP cores (Intellectual Property cores) are reusable design blocks used in SoC and ASIC development to accelerate time-to-market and reduce design complexity.
These IP cores span a broad range of technologies, including Analog & Mixed Signal, Compute Acceleration, Graphics & Vision, Interface Connectivity , Memory Interfaces, Security, Wireless, System Peripheral, Embedded Memories, and Foundation Libraries. The catalog covers everything from analog front-ends, data converters, processors, DSPs, AI accelerators, and imaging solutions to high-speed connectivity, memory controllers and PHYs, cryptographic engines, embedded memory macros, standard cell libraries, and wireless communication IP.
This catalog allows you to explore and compare IP cores from leading vendors, based on performance, power, process node compatibility, and application domain.
Whether you are designing for automotive, wireless communication, consumer electronics, or data centers, you can find the right IP solutions for your system requirements.
DO-254 AXI Universal Asynchronous Receiver Transmitter (UART) 16550 1.00a
Connects through an AXI4-Lite interface and provides the controller interface for asynchronous serial data transfer.
DO-254 AXI Timebase Watchdog Timer 1.00a
Provides a 32-bit free-running timebase and watchdog timer.
A 32-bit timer module that attaches to the AXI4-Lite interface, can be cascaded to 64-bit.
The core provides a point to point bi-directional interface between a user IP core and the AXI4 interconnect (to provide a smooth…
DO-254 AXI Serial Peripheral Interface (SPI) 1.00a
Provides a serial interface to SPI devices such as SPI EEPROMs and SPI serial flash devices.
DO-254 Processor System Reset Module 1.00a
Allows the designer to tailor their application by setting certain parameters to enable/disable features.
Provides a bidirectional interface between a user IP core and the AXI4 interface standard.
DO-254 AXI Interrupt Controller 1.00a
Concentrates multiple interrupt inputs from peripheral devices to a single interrupt output to the system processor.
Connects one or more AXI memory-mapped Master devices to one or more memory-mapped Slave devices.
DO-254 AXI General Purpose Input/Output (GPIO) 1.00a
Provides a general purpose input/output interface to the AXI4-Lite interface.
DO-254 AXI 7-Series DDRx (Limited) 1.00a
Maps AXI4 transactions coming from the MicroBlaze™ to the User Interface Block providing an industry-standard bus protocol interf…
Provides a point-to-point bi-directional interface between a user IP core and the AXI interconnect, optimized for slave operation…
BANDGAP POR & APC Advanced Power Controller with Power on Reset (Vin=1.08-1.98V)
The SGC21412 is a versatile and scalable Power Controller for SoC integration.
The D68HC11F is a synthesisable SOFT Microcontroller IP Core, fully compatible with the Motorola 68HC11F1 industry standard.
8-bit Microcontroller IP - legacy architecture - raplacement of 68HC11K MCU's
The D68HC11K is synthesisable soft IP Core Microcontroller, fully compatible with the Motorola MC68HC11K industry standard.
LIN Bus Controller – Basic and Safety-Enhanced
DCD-SEMI believes that even though something may be small or slow, it can still offer maximal efficiency and ultimate reliability.
The D6803 is synthesisable, SOFT Microcontroller IP Core, fully compatible with the Motorola MC6803.
The eSi-QRD-LSL is a QR-Decomposition Least Squares Lattice (QRD-LSL) core is a high throughput IP core that finds application in…
LPDDR2 / LPDDR3 / DDR3 / DDR3L / DDR3U / DDR4 Combo I/O Pad Set
The LPDDR2/3_DDR3/4 library includes the combo driver/receiver cells with embedded power cells, the driver impedance calibration …
The I2C library provides the bidirectional I/O for two-line serial communication per Rev.