UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Logicircuit, Inc.
Category:
Protocol Bridge
DO-254 AXI Slave Burst 1.00a
The core provides a point to point bi-directional interface between a user IP core and the AXI4 interconnect (to provide a smooth…
Overview
The core provides a point to point bi-directional interface between a user IP core and the AXI4 interconnect (to provide a smooth migration path to the burst-supported IP from PLBv46 to AXI4 with minor updates in the interface. ). This core acts as master on IPIC while it behaves as a slave on AXI4.
Key features
- AXI4 Interface: 32 Bit Address bus, 32/64/128 Bit configurable data bus
- IPIC Interface: 32 Bit Address bus, 32/64/128 Bit configurable data bus
- Supports 1:1 (AXI4:IPIC) synchronous clock
- Supports 1:1 (AXI4:IPIC) data width
- AXI4 Interface
- IPIC Interface
Benefits
- Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.
What’s Included?
- Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.
Specifications
Identity
Part Number
10111
Vendor
Logicircuit, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is DO-254 AXI Slave Burst 1.00a?
DO-254 AXI Slave Burst 1.00a is a Protocol Bridge IP core from Logicircuit, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.