Vendor:
Logicircuit, Inc.
Category:
SPI / QSPI XSPI
DO-254 AXI Serial Peripheral Interface (SPI) 1.00a
Provides a serial interface to SPI devices such as SPI EEPROMs and SPI serial flash devices.
Overview
Provides a serial interface to SPI devices such as SPI EEPROMs and SPI serial flash devices. Not needed for Zynq unless >2 needed. Connects
Key features
- AXI4-Lite interface is based on the AXI4 specification
- Connects as a 32-bit AXI4-Lite slave
- Supports four signal interface (MOSI, MISO, SCK and SS)
- Supports slave select (SS) bit for each slave on the SPI bus
- Supports full-duplex operation
- Supports master and slave SPI modes
- Supports programmable clock phase and polarity
- Supports continuous transfer mode for automatic scanning of a peripheral
Benefits
- Mature source IP has been re-engineered for full DAL-A compliance for airworthiness and design assurance for safety-critical programs, supporting and simplifying the compliance effort at the FPGA level.
What’s Included?
- Encrypted source along with a complete certification data package (CDP) including all artifacts required for chip-level compliance.
Specifications
Identity
Part Number
10130
Vendor
Logicircuit, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about SPI / QSPI XSPI IP core
Unleashing the Power of Communication: Exploring the XSPI Protocol and Arasan Chip Systems' XSPI IP Portfolio
Frequently asked questions about SPI / QSPI / xSPI IP cores
What is DO-254 AXI Serial Peripheral Interface (SPI) 1.00a?
DO-254 AXI Serial Peripheral Interface (SPI) 1.00a is a SPI / QSPI XSPI IP core from Logicircuit, Inc. listed on Semi IP Hub.
How should engineers evaluate this SPI / QSPI XSPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SPI / QSPI XSPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.