ECO Library IPs at SMIC 40ULP Process
M31 Technology Corp.
•
HQ:
Taiwan
IP
- SMIC
- 40nm
- ULP
Compare 1,075 SMIC IP Cores from 28 vendors
-
-
ECO Library IPs at SMIC 40LL Process
M31 Technology Corp.• HQ: TaiwanIP
- SMIC
- 40nm
- LL
-
Foundation IPs at SMIC 40LL Process
M31 Technology Corp.• HQ: TaiwanIP
- SMIC
- 40nm
- LL
-
USB2.0 Dual-Role PHY, SMIC 55LL
M31 Technology Corp.• HQ: TaiwanM31 provides customers the next generation of USB 2.0 IP with an extremely compact die area and lower active and suspend power co…
- USB 2.0
- SMIC
- 55nm
- LL
-
USB2.0 Dual-Role PHY, SMIC 40LL
M31 Technology Corp.• HQ: TaiwanM31 provides customers the next generation of USB 2.0 IP with an extremely compact die area and lower active and suspend power co…
- USB 2.0
- SMIC
- 40nm
- LL
-
SMIC 0.13um 1.2V<->3.3V level shifter,1.2v/3.3v operating voltage
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USASMIC 0.13um 1.2V3.3V Level Shfiter Library
- SMIC
- 130nm
- G
- Silicon Proven
-
SMIC 0.13um Power Management Kit,1.2v operating voltage
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USASMIC 0.13um Power Management Kit Library
- SMIC
- 130nm
- G
- Silicon Proven
-
SMIC 0.13um 6 track High Density Standard Cell Library - HVT,1.2v operating voltage
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USASMIC 0.13um 6T HVT High-Density Standard Cell Library
- SMIC
- 130nm
- G
- Silicon Proven
-
SMIC 0.11um USB2.0 Dual Role PHY
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USAThe USB 2.0 dual role PHY is a Hi-Speed USB peripheral transceiver IP that implements the Intel® UTMI standard.
- SMIC
- 110nm
- G
- In Production
-
VEGA Semiconductor• HQ: Taiwan
The IP is a 3 channel 12-bit DAC based on SMIC 110nm process with maximum current +/- 100mA of one channel.
- 12 Bit
- SMIC
- 110nm
- G
- Available on request
-
Nano Silicon• HQ: Australia
Mini LVDS Transmitter
- SMIC
- 40nm
-
Nano Silicon• HQ: Australia
IP
- USB 2.0
- SMIC
- 40nm
-
Actt• HQ: China
IP
- 12 Bit
- SMIC
- 180nm
- G
- Silicon Proven
-
SMIC 55nm LP Multiple Power Supply IO library
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USAMultiple power supply IO library for SMIC55nm low power 1.2v/2.5v process
- SMIC
- 55nm
- LL
- Silicon Proven
-
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USA
This is a DPHY IP compliant to the “MIPI Alliance Spec for D-PHY v1.1”, which consists of Bi-directional 1-Clock and 4-Data lanes.
- MIPI D-PHY
- SMIC
- 55nm
- LL
- Silicon Proven
-
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USA
This is a DPHY IP compliant to the “MIPI Alliance Spec for D-PHY v1.2”, which consists of Bi-directional 1-Clock and 4-Data lanes.
- MIPI D-PHY
- SMIC
- 110nm
- G
- Pre-Silicon
-
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USA
The sub-LVDS Receiver IP is designed as an interface to bridge Video Image Sensors and processors.
- SMIC
- 55nm
- LL
- Pre-Silicon
-
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USA
The sub-LVDS Receiver IP is designed as an interface to bridge Video Image Sensors and processors.
- SMIC
- 55nm
- LL
- Pre-Silicon
-
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USA
S55LLRFV25_BLE_02_T is a 2.4GHz ISM band RF Transceiver IP which is designed for Bluetooth Smart applications.
- SMIC
- 55nm
- LL
- Silicon Proven
-
2.5V 12Bit pipeline analog to digital converter
VeriSilicon Microelectronics (Shanghai) Co., Ltd.• HQ: USATheS65LLV25_ADC_13 IP is a 2.5V 12Bit pipeline analog to digital converter capable of running at up to 100MHz conversion rate wit…
- 12 Bit
- SMIC
- 65nm
- LL
- Pre-Silicon