Vendor: EnSilica Category: Post Quantum

CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism

eSi-Kyber is a hardware accelerator core designed to accelerate post-quantum Key Encapsulation Mechanism (KEM) as defined by NIST…

Overview

eSi-Kyber is a hardware accelerator core designed to accelerate post-quantum Key Encapsulation Mechanism (KEM) as defined by NIST FIPS 203.

Kyber, an integral part of the Cryptographic Suite for Algebraic Lattices (CRYSTALS), is an IND-CCA2-secure key encapsulation mechanism known as ML-KEM. Its security is derived from the complexity of solving the learning-with-errors (LWE) problem over module lattices.

CRYSTALS encompasses two cryptographic primitives: Kyber, a secure KEM, and Dilithium, a strongly EUF-CMA-secure digital signature algorithm.

Key features

  • The core supports all operations defined in the FIPS 203 standard :
    • ML-KEM.KeyGen
    • ML-KEM.Encaps
    • ML-KEM.Decaps
  • This core supports all security levels defined in the FIPS 203 standard :
    • ML-KEM-512
    • ML-KEM-768
    • ML-KEM-1024
  • Operation times ~10us for ML-KEM-1024 at 1GHz
  • Includes optional external interface to access the internal SHA3/SHAKE function, fully supporting FIPS 202 standard
  • Configurable arithmetic unit architecture for achieving the required performance and silicon area
  • Constant time operations for resistance against time analysis attacks
  • Simple generic control/data interface for controlling the core and loading input and unloading output data sets.
  • ASIC or FPGA target

Block Diagram

Applications

  • Automotive
  • Datacentres
  • Networking
  • Space
  • Military
  • Industrial IoT
  • Medical
  • Telecommunications
  • Banking
  • Government

What’s Included?

  • System Verilog RTL
  • Testbench
  • C Model
  • Software libraries

Specifications

Identity

Part Number
eSi-Kyber
Vendor
EnSilica

Provider

EnSilica
HQ: UK
EnSilica is a leading fabless design house focused on custom ASIC design and supply for OEMs and system houses, and IC design services for companies with their own design teams. The company has world-class expertise in supplying custom analog, mixed signal and digital IC’s to its international customers in the automotive, industrial, healthcare and consumer markets. The company also offers a broad portfolio of core IP covering cryptography, Radar and communications systems. EnSilica has a track record in delivering high quality solutions to demanding industry standards.

Learn more about Post Quantum IP core

How to design secure SoCs Part IV: Runtime Integrity Protection

SoC designers are increasingly challenged to integrate robust security measures into their designs. Modern connected devices, such as automotive Electronic Control Units (ECUs), Internet of Things (IoT) nodes, and industrial control systems, face increasing susceptibility to cyberattacks. This escalating threat landscape underscores the critical importance of mandatory security requirements.

Nine Compelling Reasons Why Menta eFPGA Is Essential for Achieving True Crypto Agility in Your ASIC or SoC

Today’s world is already overly complicated to provide robust product security, with extremely motivated hackers creating novel threats exposing new vulnerabilities every day. But considering tomorrow’s world with the looming threat of quantum computing, expanding AI possibilities and rapidly evolving regional regulations and export control risk with severe financial penalties, this is a daunting challenge.

Deploying StrongSwan on an Embedded FPGA Platform, IPsec/IKEv2 on Arty Z7 with PetaLinux and PQC

The objective of this article is to present and analyze a concrete IPsec/IKEv2 deployment on an FPGA-based embedded Linux system. Using an Arty Z7 FPGA platform with PetaLinux and StrongSwan, the focus is on system-level integration rather than protocol theory: how the IPsec stack is built and deployed, how classical and post-quantum key exchange are integrated without modifying standardized protocols, and what architectural trade-offs arise when moving cryptographic operations into programmable logic.

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Why Anti-tamper Sensors Matter: Agile Analog and Rambus Deliver Comprehensive Security Solution

If your device processes valuable data, controls a critical function, or connects to a wider network, it’s a target. Attackers don’t just try to break software; they increasingly physically tamper with hardware; probing, fault injecting, or opening enclosures to bypass protections and extract secrets. The consequences range from IP theft and fraud to orchestrated downtime across fleets of connected devices.

Frequently asked questions about Post-Quantum Cryptography IP cores

What is CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism?

CRYSTALS Kyber core for accelerating NIST FIPS 203 Key Encapsulation Mechanism is a Post Quantum IP core from EnSilica listed on Semi IP Hub.

How should engineers evaluate this Post Quantum?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Post Quantum IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP