RRAM: A New Approach to Embedded Memory
Sylvain Dubois, Sr. Director, Strategic Marketing & Business Development, Crossbar
EETimes (2/11/2014 08:30 AM EST)
The emergence of the Internet of Things (IoT) and the insatiable demand for smart devices in every aspect of life is driving a complete overhaul of traditional wisdom in the microcontroller and embedded memory markets.
As electronic devices become smarter, the software code becomes larger and needs to be processed faster to handle the communication protocols, authentication, message generation, and historical backlog. The reality is now dawning on our industry that current memory technology just can't deliver upon this new generation of code storage capacity and performance demands, with embedded software code increasing quickly from a few KiloBytes to several MegaBytes.
With analyst firms such as Web-Feet Research predicting that the embedded memory market for consumer electronics will reach over $2.88 billion by 2018, the time is now to figure out a solution to this problem. If traditional memory technologies can't meet the demand, then what can? And with Flash so ubiquitous in consumer electronics designs, is it even plausible to consider replacing the existing worn-out technology?
To read the full article, click here
Related Semiconductor IP
Related Articles
- A new era for embedded memory
- New Realities Demand a New Approach to System Verification and Validation
- An Open-Source Approach to Developing a RISC-V Chip with XiangShan and Mulan PSL v2
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
Latest Articles
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains
- Minimum RISC-V: Maximum FPGA Efficiency