Reducing IC power consumption: Low-power design techniques
Sunil Deep maheshwari , Naveen Srivastava & Rohit Ranjan (Freescale Semiconductor)
EDN (September 24, 2015)
Designers always look for ways to reduce unwanted components of power consumption, either by architecting the design in a fashion which includes low power techniques, or by adopting a process which can reduce the consumption. However, some of these solutions come at the expense of performance, reliability, chip area, or several of these. Eventually, one has to reach a compromise between power, performance, and cost. The article below aims to discuss some of those techniques. These techniques are divided into Architectural Techniques and Process Based Techniques.
Architectural Power Reduction Techniques:
At the RTL level, one can take several steps to reduce the overall power consumption of the device. Typically, RTL based techniques minimize the dynamic power consumption of the device, however, using techniques like power gating, one can also reduce leakage power of a part of chip.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related Articles
- Reducing Power Consumption while increasing SoC Performance
- Reducing Power Consumption of Embedded Dynamic Memories with ECCs
- Reducing Power Consumption in a Fiber Channel Switch
- How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
Latest Articles
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC
- A Formal Security Analysis of CAN XL
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience