Making the UWB PHY a "Transparent Patient"
by Johannes Stahl, CoWare Inc. – June 30, 2004
The debate about the relative merits of Multiband OFDM and Direct Sequence UWB (DS-UWB) continues unabated. The proponents of each approach praise its particular merits, leaving designers to perform comparative analyses based upon their own definitions of operational requirements. The IEEE has taken the responsibility to bring order into this chaos, but how does it—and the industry as a whole—make a sensible standards decision without solid comparison data?
Just as medical researchers are doing with the human body, we must look inside the UWB physical layer (PHY) to analyze its operation and identify improvements. The large number of measurements and data required to do so effectively precludes the use of hardware prototypes, which are time consuming and expensive. Computer simulation using fully transparent models of the various approaches is the only methodology that can perform the requisite relative performance analysis in a reproducible, timely and cost-effective fashion.
Click here to read more....
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- Making your UWB solutions ''Future Proof''
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- IC design: A short primer on the formal methods-based verification
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities