Developing FPGA applications for Edition 2 of the IEC 61508 Safety Standard
Dr. Giulio Corradi, Xilinx & Romuald Girardey, Endress+Hauser
EETimes (1/25/2013 4:26 PM EST)
FPGAs are being used more and more in high-integrity and safety-critical domains. There is however, a lack of consensus on how FPGAs can be safely deployed and certified. Should these devices be treated as hardware or software during the certification process? Also there is a lack of shared information on the determination of the risk associated with using FPGA technology.
FPGAs possess features such as parallelism, reconfiguration, separation of functions, and self-healing capabilities. All are compelling for creating redundancy and independent blocks as well as increasing the overall availability, however these features are not generally well known especially to safety assessors.
This article touches on the application of the IEC 61508 Edition 2 Safety Standard to FPGAs pertaining to methods, and it establishes the foundation of a guideline for a Safety Package allowing the certification of FPGA-based products in accordance to the functional safety recommendation of the IEC 61508 Edition 2 Safety Standard.
To read the full article, click here
Related Semiconductor IP
- Hardware Security Module (HSM) for AMD Xilinx Versal ACAP device
- Xilinx UltraScale Plus NVME Hhost IP
- Xilinx Ultra Scale NVME Host IP
- Xilinx Ultra Scale Plus SATA HOST IP
- Hardware Security Module (HSM) for Xilinx Zynq UltraScale+ MPSoC platform
Related Articles
- The rise of FPGA technology in High-Performance Computing
- An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
- Stop-For-Top IP model to replace One-Stop-Shop by 2025... and support the creation of successful Chiplet business
- The Rise of RISC-V and ISO 26262 Compliance
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST