FPGA-based Ethernet switches for real-time applications
Lalit Merani, Lattice; Timo Koskiahde, Flexibilis
EETimes (9/7/2011 11:25 AM EDT)
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible.
Underlying functionality of modern Ethernet switches
Modern Ethernet switches have added significant new functionality to Ethernet while decreasing port prices, becoming the ubiquitous building block of any intelligent network:
- Ethernet switches support auto-configuration; i.e. plug-and-play operation, and also automatic reconfiguration if there are network changes.
- Ethernet switches learn about the network by discovering network addresses (Address Learning). Switches segment users into logical groups to allow efficient provisioning of services (Broadcast and Collision Domains).
- Switches decide how to treat the traffic that is moving through them from the various ports, based on their knowledge of the network (Forwarding and Filtering).
- Ethernet switches also provide the means to handle Quality of Service (QoS). As the type of applications and the data that they generate proliferate, there is a growing need to ensure the condition and reliability of services. For example, real-time applications such as video, voice and critical control data can be assigned a higher priority than web browsing and other non-critical data operations. QoS functionality in Ethernet switches provides a mechanism to classify these various traffic types and treat them appropriately.
The functionality that Ethernet switches support is evolving, not only in current applications like enterprise and data centers, but also in telecommunications providers’ transport networks, industrial networking such as factory automation, and energy utility networks like Smart Grids, as described below.
To read the full article, click here
Related Semiconductor IP
- ETHERNET Switch IIP
- 10M/100M/1G Managed Ethernet Switch IP Core
- Multiport TSN Ethernet Switch
- Ethernet Switch Advanced L2/VLAN 48x1G + 5x10G
- 10M/100M/1G/10G/25G Unmanaged Ethernet Switch
Related Articles
- FPGA-based Ethernet switches for real-time applications
- A Real-Time Image Processing with a Compact FPGA-Based Architecture
- An analysis of FPGA-based UDP/IP stack parallelism for embedded Ethernet connectivity
- FPGA-based flexible Ethernet switch reduces development time
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace