Auto OEMs, Tier-Ones: Think SoC Designs
By Kurt Shuler, ArterisIP
EETimes (October 8, 2018)
Automotive OEMs and Tier-1 suppliers are in a unique situation these days. Game-changing technology undertakings and hyper business growth in advanced driver assistance systems (ADAS) and autonomous cars are turning automotive design platforms upside-down. Moreover, technologies—from computer vision to 3D mapping, LIDAR to deep learning—are continuously converging and colliding on the way to making self-driving vehicles a reality. The stakes are high for this transformation from a social standpoint because lives can literally be affected.
Fatal crashes involving Tesla and Uber vehicles are a reminder that engineering self-driving cars requires extraordinary care at the system level. Automotive manufacturers are undergoing technology disruptions and consequently can no longer conduct business as usual with Tier-1 suppliers.
To read the full article, click here
Related Semiconductor IP
- ASIL B / ISO 26262 and ISO 21434 Compliant 1G-25G MACsec Security Module
- Embedded Hardware Security Module (Root of Trust) - Automotive Grade ISO 26262 ASIL-B
- 8-stage superscalar processor that supports ISO 26262 ASIL (Automotive Safety Integrity Level) -D level functional safety for automotive applications
- 32-bit RISC-V embedded processor with TÜV SÜD ISO 26262 ASIL B certification
- 32-bit CPU IP core - ISO 26262 Automotive Functional Safety Compliant
Related Articles
- Creating SoC Designs Better and Faster With Integration Automation
- Bridging the Gap between Pre-Silicon Verification and Post-Silicon Validation in Networking SoC designs
- Mission Critical in Auto SoC: Interconnect IP
- Analog and Power Management Trends in ASIC and SoC Designs
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST