Xelic Launches Networking Core Offerings
April 18, 2003 – Xelic today announced standards based networking core offerings for ATM, GFP, POS, SONET/SDH, Digital Wrapper (G.709) in the telecommunications sector. These cores implement a flexible configuration architecture to allow for variable bus widths and data rates. Digital Wrapper cores are available for data rates of 2.5Gb/s (OTU1), 10GB/s (OTU2), and 40Gb/s (OTU3). SONET/SDH cores support data rates from 155Mb/s (OC-3) to 40Gb/s (OC-768). ATM, POS, and GFP processor cores provide various payload type mapping options. This initial launch is the first phase in Xelic's roadmap to provide reliable standards based cores to customers.
Related Semiconductor IP
- Memory Simulation & Verification Platform
- PQC HW/SW IP Core
- PQC Co-Proc IP Core
- Poly IP Core
- Keccak IP Core
Related News
- RANiX Employs Time-Sensitive Networking IP Core from CAST in Advanced Automotive Antenna System
- MIPS Technologies Expands TSMC-Optimized Hard Core Offerings With Availability of the MIPS64[tm] 5Kc[tm] Core
- Faraday Introduces Free High Performance Library Offerings for UMC's 0.13-Micron Logic Process
- CAST Processor IP Offerings Grow with New DSP and Z80-Compatible Cores
Latest News
- Defacto’s SoC Compiler Drastically Improved Productivity of L&T Semiconductor Technologies
- QuickLogic and PQSecure Enable Reprogrammable Post-Quantum Cryptography for SoCs
- Dolphin Semiconductor and INTERA Group Announce Reference Platform Combining Analog Voice Sensing and Neuromorphic AI for Ultra-Low-Power Edge Intelligence
- MEMTECH announces MemVerify-LPDDR5x memory simulation & verification platform
- Analog Bits Expands Global Engineering Footprint with New Design Center in Dongtan, South Korea