What next for symmetric multiprocessing on SoC?
By Peter Clarke, Courtesy of EE Times Europe
Mar 5 2007 (15:26 PM)
LONDON — Despite moves by Intel Corp. and Advanced Micro Devices Inc. to bring their dual and four-core processors into embedded applications, there is a sense that some of the companies that pioneered symmetric multiprocessing in the system-on-chip (SoC) world are finding it harder to make progress.
Some symmetric multiprocessors have been designed to be application specific " PicoChip Ltd. (Bristol, England) Alphamosaic Ltd. (Cambridge, England) are two examples. This helps make software problems tractable. For other SMP architectures, intended to be more general, there is still a generic problem of how to write software for parallel processing.
At present, the trend is for multiple processors or SoCs, each with their own proven software payload, to be brought together to create heterogeneous multiprocessor systems. This combines the advantages of integration and reduced die area with minimum development rework. It allows developers to concentrate on additional features often in the form of algorithms set to run on an additional processor in the heterogeneous SoC. However, there may come a point when systems could benefit from the reduced physical complexity of symmetrical multiprocessors.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Gaisler Research announces Linux 2.6 Symmetric Multiprocessing (SMP) support for the LEON3 processor
- Mentor Graphics Announces Multicore Solutions for Symmetric and Asymmetric Multiprocessing
- MIPS Technologies Announces Symmetric Multiprocessing (SMP) Support for Android Platform on MIPS-Based SoCs
- ARM improves chip's graphics, multiprocessing abilities
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers