VLIW on AMBA
VLIW on AMBA
By David Larner, Embedded Systems
August 23, 2001 (11:45 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010823S0030
Siroyan is to deploy ARM's open standard Advanced Microcontroller Bus Architecture (AMBA), both in its first synthesisable core (a “soft core”) - code-named Rubicon and its first test chip - code-named Spey. The test chip will be manufactured later this year on UMC's 0.15micron process. Siroyan's processor uses a very long instruction word (VLIW) architecture -- code-named Opus. This combines scalable high-performance DSP and RISC functionality in a single core, together with memory management elements.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
- AES-GCM - Authenticated Encryption and Decryption
- Verification IP for C-PHY
Related News
- HP helps put VLIW into STMicro's system-chip
- STMicro readies Bluetooth SoC, VLIW cores
- Coreum Technology, Inc. Licenses TriMedia[tm] TM32[tm] VLIW Processor Core
- Low-cost embedded VLIW platform under construction
Latest News
- Quantum Motion Raises $160 Million Series C to Deliver Quantum Computing’s “Transistor Moment”
- Renesas Completes Acquisition of Irida Labs to Expand Vision AI Software Capabilities and Accelerates System-Level Vision Solutions
- Semidynamics and SiPearl Announce Strategic Cooperation to Develop EU-Sovereign Rack-Scale AI Compute Platform
- Arm delivers record-breaking quarter and full-year results
- SEMIFIVE and ICY Tech Achieve Successful Tape-out of 8nm eMRAM-Based Edge AI SoC, Targeting First Commercialization in Asia