Vesta Corporation Adds GZIP Accelerator RTL Core
Vesta Corporation, an intellectual property and engineering consulting firm specializing in the communications industry, today announced general availability of the Vesta GZIP Compressor (VGZIPC) and Vesta GZIP Decompressor (VGZIPD) RTL intellectual property cores.
The VGZIPC and VGZIPD are ideally suited for network processors, Fibre Channel, iSCSI, and other SOCs for networking applications. The VGZIPC and VGZIPD offload compute-intensive compression processing from the main CPU. They also eliminate the need to use expensive add-in boards and dedicated compression chips from your system.
Companies interested in using the VGZIPC and VGZIPD should contact Vesta Corporation for more information.
About Vesta Corporation
Vesta Corporation is a Santa Clara, CA based engineering consulting firm specializing in the communications industry. Our staff has worked with companies such as Cerent Corporation, StratumOne Communications, Siara Systems, Amber Networks, ShareWave, Catamaran Communications, Cisco Systems, and many more. In addition to providing engineering services, Vesta has developed its own Intellectual Property for IPsec, data compression, and SONET applications, including RTL, software, and reference models.
Vesta Corporation can be reached at www.vesta-corp.com.
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- Logic Fruit Technologies Launches FlexRay RTL IP CORE
- Tera Systems' Tool Adopted by NEC Electronics for RTL Design Closure and Virtual Prototyping <!-- verification -->
- Adaptive Silicon and Atrenta Partner to Provide RTL Coding Rules for Programmable Logic Cores
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution