Video: USB 3.0 and power tool at DesignCon
Rick Merritt, EE Times
(02/04/2009 1:35 AM EST)
Stephane Hauradou, co-founder and chief technology officer of PLDA Inc., gave me a demo of his USB 3.0 block running in an FPGA with throughput of about 3.5 Gbits/s.
Related Semiconductor IP
- USB Super-speed+ PHY
- SuperSpeed USB 3.1 Host Controller Multiport
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
Related News
- Innovative Logic Inc. and M31 Technology Introduce a USB-IF Certified Complete SuperSpeed USB 3.0/2.0 Dual Role IP Solution
- Orange Tree announces SuperSpeed USB 3.0 FPGA module
- Cadence USB 3.0 Host Solution on TSMC 16nm FinFET Plus Process Achieves Industry Certification
- ASMedia Technologies Achieves Industry's First SuperSpeed USB 10 Gbps (USB 3.1 Gen 2) Certified Silicon (PCIe to USB 3.1 Gen 2)
Latest News
- OpenTitan project kicks off the Peppermint integrated root-of-trust for area-constrained SoCs
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure