TVS releases one of the first C-PHY VIP solutions in the market
March 3, 2015 -- TVS releases one of the first C-PHY UVM VIP which has extensive constrained random stimuli generation capabilities, configurable monitors and checks to ensure protocol compliance to MIPI standard for C-PHY specification 1.0.
Pre-defined coverage bins enable easier extension and coverage collection. The VIP has been verified for protocol compliance with asureSign-TVS’ in-house Requirements tracking tool.
For information, please visit here or contact us at sales@testandverification.com
Related Semiconductor IP
- 54 - 67 GHz Low Noise Amplifier
- Vision 341 DSP
- Xtensa Multicore LX8 Platform
- 1.6T Ultra Ethernet Controller
- Chiplet Die-to-Die Interconnect IP Solution
Related News
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- Arasan announces MIPI DSI IP for FPGA supporting full C-PHY 2.0 speeds
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
Latest News
- Strong AI Demand and Early Consumer Electronics Inventory Build Drive Top 10 Foundries to 3.7% QoQ Revenue Growth in 1Q26
- Celera Semiconductor Acquires Portugal-Based SiliconGate, a Global Leader in Analog IC Design
- Moores Lab AI Announces CoverageAgent™; To Unveil Roadmap for Agentic Silicon Engineering Product Ecosystem at DAC 2026
- RISC-V Targets Data Centers, Edge AI, Space
- CEA‑Leti Advances European FD-SOI Innovation with GlobalFoundries’ Collaboration in the FAMES Pilot Line