TVS releases one of the first C-PHY VIP solutions in the market
March 3, 2015 -- TVS releases one of the first C-PHY UVM VIP which has extensive constrained random stimuli generation capabilities, configurable monitors and checks to ensure protocol compliance to MIPI standard for C-PHY specification 1.0.
Pre-defined coverage bins enable easier extension and coverage collection. The VIP has been verified for protocol compliance with asureSign-TVS’ in-house Requirements tracking tool.
For information, please visit here or contact us at sales@testandverification.com
Related Semiconductor IP
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
- USB Controller
Related News
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- Arasan announces MIPI DSI IP for FPGA supporting full C-PHY 2.0 speeds
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
Latest News
- TES offers a new DC-DC Switched Capacitor Boost-Buck Converter IP in X-FAB XC018-0.18µm CMOS technology
- Creonic Highlights SUSTAINET WP3.5 Results with Live Demonstration at Berlin 6G Conference
- AccelerComm Selected for ESA-Funded Contract Advancing Regenerative 5G Satellite Networks
- Inside Architect Labs’ Two-Week Chip Design
- Top 10 Global Fabless IC Design Houses Post 73% YoY Revenue Growth in 2Q26; AMD Breaks into Top Three