TVS releases one of the first C-PHY VIP solutions in the market
March 3, 2015 -- TVS releases one of the first C-PHY UVM VIP which has extensive constrained random stimuli generation capabilities, configurable monitors and checks to ensure protocol compliance to MIPI standard for C-PHY specification 1.0.
Pre-defined coverage bins enable easier extension and coverage collection. The VIP has been verified for protocol compliance with asureSign-TVS’ in-house Requirements tracking tool.
For information, please visit here or contact us at sales@testandverification.com
Related Semiconductor IP
- Zigbee Transceiver PHY
- Data Flow Architecture IP
- AMBA SPI Controller MRAM Controller
- Ethernet MAC
- Protocol Bridges
Related News
- Silvaco Announces Immediate Availability of Mixel MIPI C-PHY/D-PHY Combo IP on TSMC N2P Process
- Arasan announces MIPI DSI IP for FPGA supporting full C-PHY 2.0 speeds
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
- Truechip Announces First Customer Shipment of MIPI A-PHY Verification IP
Latest News
- Altera Expands DDR5 Memory Support Across Agilex FPGA Portfolio
- Movellus Brings Power Optimization IP to Samsung Electronics’ Advanced Nodes
- OpenLight and Tower Semiconductor Expand PH18DA Photonics Ecosystem to Accelerate Photonic IC Development
- Global Semiconductor Sales Increase 35.1% from Q1 2026 to Q2 2026
- Ceva, Inc. Announces Second Quarter 2026 Financial Results