Senators Seek Suspension of TSMC US Fab Project
By Alan Patterson, EETimes (May 21, 2020)
The latest move by the senators is a further evidence that politics continues to haunt TSMC, as EE Times surmised.
In a May 19 letter addressed to U.S Commerce Secretary Wilbur Ross and Defense Secretary Mark Esper, the senators requested the two Trump administration cabinet members to “cease any such negotiations or discussions” until the relevant authorization and appropriations committees have been briefed on plans, including any commitments the two departments have made to funding, tax breaks, licenses, or other incentives.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related News
- U.S. Department of Defense Partners with GLOBALFOUNDRIES to Manufacture Secure Chips at Fab 8 in Upstate New York
- GlobalFoundries Plans to Build New Fab in Upstate New York in Private-Public Partnership to Support U.S. Semiconductor Manufacturing
- Intel Wins US Government Project to Develop Leading-Edge Foundry Ecosystem
- Key ASIC Signed LOI to Acquire Wafer FAB in The US
Latest News
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification