V Semi Announces Availability of New IP
May 11, 2012 -- Toronto, Ontario – V Semiconductor Inc. (V Semi) has announced today the availability of its State-of-the-Art Digital PLL IP cores in several new technology nodes and foundries. The foundries include TSMC, UMC and the Common Platform Alliance. The IP cores have been Silicon proven and successfully characterized. Full characterization reports are now available.
The IP macro offers industry leading power and area specifications. The modular footprint requires no off-chip components, while a highly accurate fractional synthesizer eliminates any integer reference clock requirements.
The design utilizes a proprietary digitized architecture which achieves best-in-class jitter characteristics and unprecedented programmability. The PLL contains numerous programmable features, including Spread Spectrum Generation (SSC), adjustable phase control, and configurable power savings modes.
The digital design minimizes process and temperature variation effects and scales seamlessly to other foundry technologies and nodes.
The IP core is available for licensing under V Semi’s simple business model. All IPs come equipped with configuration software and 24 hour support.
About V Semiconductor Inc.
V Semiconductor Inc. is a leading IP company that specializes in high-performance interface solutions. Privately held and headquartered in Toronto, Canada, V Semiconductor supplies Silicon-proven IP cores to many of the top semiconductor companies in the world. For more info, please visit us at www.vsemi.com.
Related Semiconductor IP
- 1GHz, fractional-N Digital PLL, TSMC N12FFC, N/S orientation
- 4.8GHz low jitter fractional-N, Digital PLL, TSMC N7, 0.75V, N/S orientation
- 4.8GHz low jitter fractional-N, Digital PLL, TSMC N6, 0.75V, N/S orientation
- 1GHz fractional-N, Digital PLL, TSMC 22ULL, N/S orientation
- 3GHz, low jitter fractional-N, Digital PLL, TSMC 16FFC, N/S orientation
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- TES unveils a next-generation Elliptic Curve Digital Signature Algorithm (ECDSA) IP Core for Secure IoT, Blockchain, and Industrial Systems
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Siemens collaborates with TSMC to advance AI for semiconductor design
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer