TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related News
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
- Intel Reports Tepid Progress on 10 nm
- Moore's Law Could Ride EUV for 10 More Years
Latest News
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 13% Year-on-Year in Q1 2026
- POLYN Technology Announces Tapeout of Automotive Chip
- QuickLogic Establishes New Banking Relationship and Secures $10 Million Revolving Credit Facility
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- RF Front-End Modules & Components IP Trends – Q1 2026 Monitoring Release