TSMC starts FinFETs in 2013, tries EUV at 10 nm
Rick Merritt, EETimes
4/11/2013 8:18 AM EDT
Company executives detailed the new processes and how they aim to get there at an annual symposium here. They also provided an update on their work on 3-D chip stacks and their ongoing ramp of today’s 28-nm process node.
To read the full article, click here
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- Analog Bits to Participate in a Customer Test Chip Tapeout on TSMC A14 and Present Papers with Cerebras, Arm and Socionext on Real-Time On-Chip Power Sensing and Delivery at 2026 TSMC Global OIP Ecosystem Events
- Altera Enables Immediate 20 nm Design Starts with Quartus II Software Arria 10 Edition
- Altera Enables Customer Design Starts for 14 nm Stratix 10 FPGAs and SoCs
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools