TSMC in "Due Diligence" on Possible Japan Fab
By Alan Patterson, EETimes (July 15, 2021)
The company has established a 3D IC research center in Japan, where it has gathered more than 20 Japanese partners, TSMC said at its latest announcement of quarterly results. TSMC will be in charge of the center’s technology development for advanced packaging.
The company is also evaluating the possible start of a new chip fab in Japan, according to TSMC CEO C.C. Wei, speaking at the event.
“In Japan, we are in the due diligence process now to do that with a fab. Let me say that clearly.”
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- TSMC to Build Specialty Technology Fab in Japan with Sony Semiconductor Solutions as Minority Shareholder
- After TSMC fab in Japan, advanced packaging facility is next
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
- TSMC 3-nm Upgrade in Japan to Catch up With Demand
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA