TSMC in "Due Diligence" on Possible Japan Fab
By Alan Patterson, EETimes (July 15, 2021)
The company has established a 3D IC research center in Japan, where it has gathered more than 20 Japanese partners, TSMC said at its latest announcement of quarterly results. TSMC will be in charge of the center’s technology development for advanced packaging.
The company is also evaluating the possible start of a new chip fab in Japan, according to TSMC CEO C.C. Wei, speaking at the event.
“In Japan, we are in the due diligence process now to do that with a fab. Let me say that clearly.”
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- TSMC to Build Specialty Technology Fab in Japan with Sony Semiconductor Solutions as Minority Shareholder
- After TSMC fab in Japan, advanced packaging facility is next
- TSMC 6-inch Wafer Fab Exit Affirms Strategy Shift
- TSMC 3-nm Upgrade in Japan to Catch up With Demand
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options