TSMC Details Earthquake Impact, Updates 1Q'16 Guidance
Hsinchu, Taiwan, R.O.C. – February 17, 2016 - TSMC (TWSE: 2330, NYSE: TSM) today updates first quarter 2016 guidance after further examination of the impact of the earthquake that struck southern Taiwan on February 6, 2016. Although there was no structural or serious electric, water, and gases supply damage to the Company’s fabs in Tainan (Fab 6, Fab 14A and Fab 14B), the damage to wafers in progress was greater than our initial assessment announced on the day of the earthquake. In addition, the equipment recovery in Fab 14A, and to a lesser extent Fab 6, would take longer than the initial estimate.
Consequently, TSMC has devoted maximum resources to make up for all the impacted wafers. Nevertheless, we still expect to see wafer delivery delays in the first quarter. More precisely, for Fab 14A, the wafer delivery will be delayed by 10 to 50 days, and delivery of about 100K (12-inch) wafers will be delayed from 1Q to 2Q. For Fab 6, the wafer delivery delay is 5 to 20 days, with 20K (8-inch) wafers delayed to 2Q. For Fab 14B, the delivery delay is negligible. All other fabs located in Hsinchu and Taichung Science Parks are unaffected.
The Company now expects first quarter revenue to be between NT$201 billion to NT$203 billion. Versus the prior guidance provided on January 14, the impact to wafer shipments from the earthquake is more than offset by a combination of business upside and a more favorable exchange rate assumption (USD:NTD of 1:33.18 versus 1:32.50 on January 14).
After factoring in insurance claims, the Company now expects first quarter gross profit margin to be between 44% and 46%. Operating profit margin is expected to be between 33.5% and 35.5%.
In summary, the Company believes all of the earthquake-related costs and expenses have been accounted for in the present first quarter guidance, while we will make every effort and work closely with customers to expedite the delivery of all impacted wafers.

Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- ON Semiconductor Completes Acquisition of Aptina Imaging and Provides Guidance for Third Quarter on Impact of Acquisition of Aptina Imaging
- Reports Indicate TSMC to Tighten Scrutiny on Chinese AI Chip Clients; Potential Revenue Impact Between 5% to 8%
- Altera Updates Second Quarter Guidance
- Lattice Semiconductor Announces Business Update for Second Quarter; Raises Revenue Guidance
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer