TSMC Expands Collaboration with Cadence on Virtuoso Custom Design Platform
SAN JOSE, Calif. -- Jul 8, 2013 -- In an effort to address the increasing complexity associated with advanced node designs, Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced that TSMC has expanded collaboration with Cadence on the Virtuoso custom and analog design platform to design and verify its own cutting-edge IP. Additionally, TSMC has extended its native SKILL-based process design kits (PDKs) portfolio to 16 nanometers, creating and delivering fully qualified and high-quality native SKILL-based PDKs to enable all the leading-edge features of the Virtuoso platform. To allow customers to fully maximize performance and quality of results, the new PDKs enable leading-edge features within the Virtuoso 12.1 platform, such as auto-alignment, automatic handling of complex rules during abutment, chaining devices, support of color-aware layout, and advanced routing.
âWe have continued our major investments in advancing the Virtuoso platform to address the ever mounting design challenges. We worked closely with TSMC and our customers to enhance and deliver on advanced node and mainstream design requirements,â said Dr. Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. âThe high-quality native SKILL-based PDKs are key to powering up the Virtuoso methodologies to their full potential.â
âWe have a long-term partnership with Cadence on the Virtuoso platform,â said Suk Lee, TSMC senior director, Design Infrastructure Marketing Division. âThe extension of SKILL-based PDK development to 16 nanometers allows us to better address customersâ needs in custom design of advanced technologies.â
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of todayâs integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 3.3V Capable GPIO on TSMC 28nm RF HPC+
- 1.2V Thin Oxide GPIO on TSMC 28nm RF HPC+
- LDO Voltage Regulator, 250 mA, TSMC N3P
- LDO Voltage Regulator, Adjustable 0.45 V to 0.9 V Output, 30 mA, TSMC N3P
Related News
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- IC Manage Advances GDP-AI for Custom IC Design with Virtuoso
- IC-Link by imec expands collaboration with TSMC to accelerate customer access to advanced-node chip design infrastructure and support
- Cadence Unleashes the Future of Analog, Custom and RFIC Design with Pioneering AI-Powered Virtuoso Studio
Latest News
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools