Intel, TSMC to detail 2nm processes at IEDM
By Peter Clarke, eeNews Europe (October 8, 2024)
Intel’s attempts to get back to the leading-edge in chipmaking and foundry TSMC’s steps defining that leading-edge will be on show at this year’s International Electron Devices Meeting (IEDM) coming up in December, in San Francisco.
In a late news paper, researchers from TSMC will unveil the N2 manufacturing process, which is a nominal 2nm process designed for computing in AI, mobile and high-performance computing. In the following paper in the same session Intel engineers will provide details of scaling RibbonFETs, the name Intel gives to its nanosheet transistors.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related News
- Analog Bits to Demonstrate IP Portfolio on TSMC 3nm and 2nm Processes at TSMC 2025 Technology Symposium
- Alphawave Semi Tapes Out Breakthrough 36G UCIe™ IP on TSMC 2nm, Unlocking Foundational AI Platform IP on Nanosheet Processes
- Intel and Cadence Expand Partnership to Enable Best-in-Class SoC Design on Intel's Advanced Processes
- Siemens qualifies industry-leading IC design solutions for Intel Foundry processes
Latest News
- Year-to-Date Global Semiconductor Sales Top $1 Trillion Through August
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- Skyechip Joins Rapidus Core Ecosystem, Bringing Advanced Silicon IP For AI and HPC to Japan's 2nm Platform
- GUC Monthly Sales Report – September 2026
- Rapidus Unveils “Rapidus CORE”, New Global Ecosystem Framework Supporting the Development and Mass Production of Cutting-Edge Semiconductors