TSMC to offer only one process at 20-nm
Dylan McGrath, EETimes
4/17/2012 10:40 PM EDT
Speaking at TSMC's annual technology symposium here, Shang-yi Chiang, executive vice president and co-chief operating officer at TSMC, said the firm might also offer an 18- or 16-nm process node after 20-nm if lithography technology is not available to make 14-nm devices cost effectively.
To read the full article, click here
Related Semiconductor IP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
Related News
- M31 Launches ONFi5.1 I/O IP on TSMC 5nm Process
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
- M31 Launches USB4 IP for TSMC 5nm Process
- 4Q24 Global Top 10 Foundries Set New Revenue Record, TSMC Leads in Advanced Process Nodes, Says TrendForce
Latest News
- ASICLAND Selected as SK hynix’s Partner for Next-Gen eSSD Development, Establishing a ‘K-Semiconductor Win-Win’ Model
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip