TSMC Outlines 16nm, 10nm Plans
Jessica Lipsky
4/8/2015 00:01 AM EDT
A year after volume production of 20nm chips, TSMC announced it will begin volume production of its 16FF+ in the middle of 2015. TSMC claims the chips made using FinFET Plus have 10% better performance than competing silicon, consume 50% less power than a 20nm SoC, and have a cycle time twice that of 20nm chips.
The foundry will have more than 50 tape-outs by year’s end, covering applications processors, GPUs, automotive, and network processors, said TSMC President and Co-CEO Mark Liu said at the TSMC 2015 Technology Symposium Tuesday.
To read the full article, click here
Related Semiconductor IP
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 12nm FFC
- Ultra-Low Latency 32Gbps SerDes IP in TSMC 22nm ULP
- 32Gbps SerDes IP in TSMC 12nm FFC
- 32Gbps SerDes IP in TSMC 22nm ULP
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related News
- Synopsys Tools Achieve TSMC Certification for 16-nm FinFET+ Process and Entered 10-nm FinFET Collaboration
- TSMC Certifies Synopsys Design Tools for 16-nm FinFET Plus Production and for 10-nm Early Design Starts
- TSMC Preps 10nm, Tunes 16nm
- TSMC plans 1.6nm process for 2026
Latest News
- JEDEC Advances DDR5 MRDIMM Ecosystem with New Memory Interface Logic and Expanded MRDIMM Roadmap
- Altera Brings Determinism to Physical AI Systems with Latest Release of FPGA AI Suite
- Mosaic SoC raises $3.8M to bring real-time spatial intelligence to every consumer device
- UMC Reports First Quarter 2026 Results
- Rambus Appoints Sumeet Gagneja as Chief Financial Officer