TriCN Introduces GDDR-III Interface Technology
Latest Addition to Company's Growing Interface Portfolio Delivers Industry-Leading Performance
SAN FRANCISCO, CA - February 2, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its Graphics Double Data Rate (GDDR)-III interface, the latest generation of this technology. Based on the Stub Series Terminated Logic (SSTL)-18 I/Os, TriCN's GDDR-III interface design offers backward compatibility to DDR-II interface technology. The GDDR-III interface is currently available in the TSMC 90nm process, and TriCN has already secured design wins for the product.
The drive of semiconductor developers to improve the performance of Memory interfaces comes in response to the growing demand for bandwidth in the graphics and PC markets. GDDR-III technology is the most recent evolution of the DDR standard, and provides performance improvements over GDDR-II and several varieties of DDR technology. TriCN's GDDR-III interface has a maximum operational bandwidth of 1.6 Gb/second per I/O, providing industry-leading performance for Graphics Memory interfaces.
"High-performance memory interface design continues to be a core competency of TriCN," explains Ron Nikel, co-founder and Chief Technology Officer of TriCN. "With both GDDR-III and DDR-II compatibility, our new product offers designers significant flexibility, plus the added benefit of the industry's leading bandwidth performance."
The GDDR-III interface joins TriCN's growing portfolio of high-performance memory interface products, including DDR SDRAM, DDR II SDRAM, DDR FCRAM, DDR FCRAM II, DDR SRAM, QDR SRAM, QDR II SRAM, RL DRAM, and RL DRAM II.
Availability
TriCN's GDDR-III is immediately available in the TSMC 90 nm process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip, ranging from a Base I/O library to multi-gigabit SerDes products. This IP is designed for IC developers addressing bandwidth-intensive applications in the communications, networking, graphics memory, and consumer products space. TriCN's customers range from fabless semiconductor to systems companies and IDMs, including Philips, General Dynamics, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
All trademarks mentioned herein are the property of their respective owners.
SAN FRANCISCO, CA - February 2, 2004 - TriCN, a leading developer of intellectual property (IP) for high-speed semiconductor interface technology, today announced the immediate availability of its Graphics Double Data Rate (GDDR)-III interface, the latest generation of this technology. Based on the Stub Series Terminated Logic (SSTL)-18 I/Os, TriCN's GDDR-III interface design offers backward compatibility to DDR-II interface technology. The GDDR-III interface is currently available in the TSMC 90nm process, and TriCN has already secured design wins for the product.
The drive of semiconductor developers to improve the performance of Memory interfaces comes in response to the growing demand for bandwidth in the graphics and PC markets. GDDR-III technology is the most recent evolution of the DDR standard, and provides performance improvements over GDDR-II and several varieties of DDR technology. TriCN's GDDR-III interface has a maximum operational bandwidth of 1.6 Gb/second per I/O, providing industry-leading performance for Graphics Memory interfaces.
"High-performance memory interface design continues to be a core competency of TriCN," explains Ron Nikel, co-founder and Chief Technology Officer of TriCN. "With both GDDR-III and DDR-II compatibility, our new product offers designers significant flexibility, plus the added benefit of the industry's leading bandwidth performance."
The GDDR-III interface joins TriCN's growing portfolio of high-performance memory interface products, including DDR SDRAM, DDR II SDRAM, DDR FCRAM, DDR FCRAM II, DDR SRAM, QDR SRAM, QDR II SRAM, RL DRAM, and RL DRAM II.
Availability
TriCN's GDDR-III is immediately available in the TSMC 90 nm process.
About TriCN
Founded in 1997, San Francisco, California-based TriCN is a leading developer of high- performance semiconductor interface intellectual property (IP). The company provides a complete portfolio of IP for maximizing data throughput on and off the chip, ranging from a Base I/O library to multi-gigabit SerDes products. This IP is designed for IC developers addressing bandwidth-intensive applications in the communications, networking, graphics memory, and consumer products space. TriCN's customers range from fabless semiconductor to systems companies and IDMs, including Philips, General Dynamics, SGI, IBM, Cognigine, Internet Machines, and Apple Computer.
# # # #
All trademarks mentioned herein are the property of their respective owners.
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related News
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- TriCN Introduces GDDR-II Interface Technology
- OPENEDGES announces a strategic partnership with The Six Semiconductor Inc to provide a complete GDDR6 memory interface solution
- Ultrasparc III Passes Physical Verification
Latest News
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology