Transceiver IP core
Transceiver IP core
By
January 6, 2002 (10:42 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011203S0011
LaSer is a is a 10/40-Gbps serial transceiver IP block designed specifically for InfiniBand, SONET, and 10 Gigabit Ethernet chip designs. The IP core is available in quad, octal, and 16-channel configurations. It is currently being implemented in 0.18-ìm, 0.15-μm, and 0.13-μm processes from UMC and other foundries. Leda Systems, www.ledasystems.com
Related Semiconductor IP
- ASA Motion Link PHY
- Configurable CNN accelerator
- RISC-V Display Connectivity Subsystem (DCS)
- AES-GCM - Authenticated Encryption and Decryption
- AES-GCM Authenticated Encryption and Decryption
Related News
- Unveiling Silicon-proven USB 3.0 PHY IP Core in 22nm, Elevating High-Speed Data Transmission with Advanced Transceiver Technology, backward compatible with USB 2.0
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Kerala Positions Design and IP at Core of Chip Strategy
Latest News
- Sony Semiconductor Solutions and TSMC Enter Preliminary Agreement for Next-Generation Image Sensor Strategic Partnership
- M31 Gains Momentum in Advanced Processes, Targets Double-Digit Growth in 2026
- SCALINX Joins GlobalFoundries GlobalSolutions Ecosystem to Expand High-Speed Data Converter SoC Solutions
- TSMC April 2026 Revenue Report
- UMC Reports Sales for April 2026