Toshiba, Fujitsu to develop SoCs, but 'may' merge units
Toshiba, Fujitsu to develop SoCs, but 'may' merge units to speed up designs
By Semiconductor Business News
June 19, 2002 (10:41 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020619S0021
TOKYO -- In another major partnership in Japan's IC industry, Fujitsu Ltd. and Toshiba Corp. today announced plans to explore a comprehensive collaboration focusing on system-on-a-chip (SoC) products, including the possibility of “integrating” their respective operations. Aiming to provide SoC chip solutions at the 100-nm (0.10-micron) node and below, Fujitsu and Toshiba will establish several joint working groups to investigate the development of chip standards, processor cores, and advanced ICs for communications and other fields. Through these collaborations, Fujitsu and Toshiba aim to further strengthen their respective semiconductor businesses and create a competitive model that combines their complementary capabilities. As the collaboration progresses on the SoC front, Fujitsu and Toshiba also said that they “may seek” ways to expand the scope of their partnership, including the possibility of “integrating” their operations. No other details were given about these plans, however. Fujitsu and Toshiba are no strangers to each other. The companies are already collaborating in the semiconductor field, including their joint development of FCRAMs for networking applications.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- Heard on the Beat: AMD-ST to merge memory units?
- Apple, Huawei Use TSMC, But Their 7nm SoCs Are Different
- NEC merges process, SoC units
- Palm to base next-generation wireless units on TI platform
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers