TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
April 15, 2026 -- TES Electronic Solutions GmbH offers an Integer-N Phase-Locked Loop (PLL) IP designed for high-frequency clock generation and frequency synthesis in on-chip applications. Built on X-FAB XT018-0.18µm BCD-on-SOI CMOS technology, this integrated PLL features an integrated loop filter, a high-performance VCO, and robust stability, making it ideal for applications demanding precise timing, low jitter, and long-term reliability. The IP is already silicon-proven and ready for mass production.
Key Features
High-Frequency Synthesis: Generates output frequencies in the HF range from 2.424 MHz to 9.697 MHz, based on 8.333MHz or 10.000MHz input reference clock.- Fine Frequency Resolution: Provides 18.9393 kHz steps, enabling precise tuning of clock signals.
- Integrated Loop Filter and VCO: Eliminates the need for external components, reducing board space and design complexity.
- Multiple Output Signals: Delivers FVCO (main output), FDEM, and FDRV, with quadrature or in-phase signals via a configurable control bit.
Key Benefits
- Reliable Lock Detection: A LOCK output signals when the PLL is locked within ±0.08% of the target frequency.
- Guaranteed Unconditional Loop Stability
- Long-Term Reliability: Engineered for 100,000+ hours of continuous operation making it suitable for mission-critical and industrial applications.
- Easy Integration: The self-contained design reduces external component count and simplifies integration into SoCs.
- First-Class Support: TES will make supporting your design effort a priority – whether it is integrating this IP into your design or implementing a complete ASIC.
For more information on this and other IP solutions, visit the TES IP products page.
Explore Clock Synthesizer IP:
- Integer-N-PLL-based HF Frequency Synthesizer and Clock Generator with integrated Loop Filter and VCO
Contact
For inquiries, please email info@tes-dst.com
About TES
With over 20 years of experience in ASIC design and embedded graphics IP, TES is a one-stop partner for high-performance semiconductor solutions. Our IP portfolio includes highly customizable 2D, 2.5D, and 3D GPUs, display controllers, and a wide range of analog and digital IP blocks, ranging from SiGe RF to industrial ASIC solutions.
Headquartered near Stuttgart, Germany, TES Electronic Solutions GmbH serves a global customer base, with design operations in Stuttgart and graphics IP development in Hamburg. Learn more at www.tes-dst.com.
Related Semiconductor IP
- Integer-N-PLL-based HF Frequency Synthesizer and Clock Generator with integrated Loop Filter and VCO
- Serdes 32:1 for 8.5-11.3Gb/s for SONET/SDH, 10GbE, XFI, Back Plain
- Serializer 32:1 for 8.5-11.3Gb/s for SONET/SDH, 10Ge, XFI, Back Plain
- Deserializer 1:32 for 8.5-11.3Gb/s for SONET/SDH, 10Ge, XFI, Back Plain
- PCI Express Gen 1/2/3/4 Phy
Related News
- TES Unveils High-Performance 8/40MHz Oscillator and Clock Buffer IPs for Reliable On-Chip Timing Solutions for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- TES offers a new DC-DC Split-Pi Boost-Buck Converter IP in X-FAB XT018-0.18µm BCD-on-SOI CMOS
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
- TES is extending its PMU IP portfolio for X-FAB’s XT018 - 0.18µm BCD-on-SOI technology.
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options