Tensilica vs. Ceva in imaging/vision IP core battle
Junko Yoshida, EETimes
2/12/2013 5:01 AM EST
Following Ceva’s introduction a year ago of MM3101, a programmable, low-power imaging and vision platform, Tensilica Tuesday (Feb. 12) rolled out an imaging and video dataplane processor unit (DPU), called IVP.
To read the full article, click here
Related Semiconductor IP
- Vision 341 DSP
- Tensilica HiFi 3z DSP
- Tensilica HiFi 4 DSP
- High performance dual-issue, out-of-order, 7-stage Vector processor (DSP) IP
- Versatile, Ultra-Low-Power DSP for Audio, Voice, Vision, and AI
Related News
- Digital Blocks DB9000 Display Controller IP Core Family Extends Leadership in 8K, Automotive, Medical, Aerospace, and Industrial SoC Designs
- Freescale vs. TI: Base station SoC battle
- Sensory TrulySecure Face Authentication Software Now Available on Cadence Tensilica Imaging/Vision DSPs
- Morpho's MovieSolid and Morpho Video WDR Now Available on Cadence Tensilica Imaging/Vision DSPs
Latest News
- VeriSilicon Introduces CPP2000 Camera Post-Processing IP for Embodied Robotics and Mobile Vision Applications
- Infineon opens the world's largest fab for power semiconductors and analog/mixed-signal technologies in Dresden
- Tenstorrent Sets New Performance Records, Launches TT- Ascalon S, and Expands Across Japan
- Chips&Media Signs APV codec IP Licensing Deal with North American Big Tech, Establishing the ‘Second Front’ Against Apple’s ProRes
- Chipsolve Technologies Appoints Balaji Kanigicherla as Chairman of the Board