StarFive Adopts Valtrix STING for Verification of Next-generation RISC-V Processors
BANGALORE, India -- June 23, 2021 -- Valtrix Systems, provider of design verification products for building functionally correct CPU and system-on-chip implementations, announced today that StarFive, a leading provider of RISC-V processors, platforms and solutions in China, has licensed STING for verification of the next generation of RISC-V processors.
STING, a design verification product from Valtrix, uses software-driven methodology to check the functional correctness and architectural compliance of RISC-V implementations. The product also consists of a RISC-V architecture verification suite and stimulus programming framework to provide the engineering teams an easy ramp into verification readiness and a platform to extend the base stimulus by writing custom tests.
StarFive's CTO, Morton Yu, said: "We are delighted to work with Valtrix Systems. Its design verification tool STING features a highly flexible stimulus development framework and a large library of test stimulus. These add a new level of testing before the release of our next-generation processor design. StarFive has always looked to contribute to a more complete RISC-V processor ecosystem and we look forward to deepening our collaboration with Valtrix in delivering more powerful RISC-V technology."
"The open-source and modular RISC-V architecture allows CPU developers to innovate and customize their offerings to meet the application needs. Verification of custom implementations can be challenging and it needs a versatile solution which can adapt according to the requirements of the design configuration," said Shubhodeep Roy Choudhury, CEO of Valtrix. "STING's well-proven verification methodology has been deployed and used successfully by multiple RISC-V developers and we are proud to partner with StarFive and help them in their endeavor of developing advanced RISC-V implementations," he added.
For more information on Valtrix's design verification technology and products, visit: https://www.valtrix.in
About Valtrix's STING Design Verification Tool
STING, the flagship product of Valtrix, is a commerically supported design verification tool for RISC-V based implementations. It can be configured to generate portable bare-metal programs containing self-checking architecturally-correct test stimulus, which can then be enabled on simulation, FPGA prototypes, emulation or silicon.
About StarFive
Founded in 2018, StarFive is a leading provider of RISC-V processors, platforms and solutions in China. Its portfolio of CPU IP is optimized for maximized performance and power efficiency, which are widely used in home appliances, industrial robots, network communication devices, edge computing. The company recently announced BeagleV™ single-board computer which is the first affordable RISC-V board to run on Linux.
Related Semiconductor IP
- RISC-V Display Connectivity Subsystem (DCS)
- RISC-V IOPMP IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
Related News
- UltraRISC Selects Valtrix STING for Verification of RISC-V SoC Designs
- Breker Verification Systems and Frontgrade Gaisler Collaborate on High-Reliability RISC-V Fault-Tolerant Processor Core
- Valtrix STING DV Platform Selected by AI Chipmaker Esperanto Technologies
- C-DAC Selects Valtrix STING For Design Verification Of RISC-V Based Microprocessors
Latest News
- Alliance for Open Media Releases AV2 Codec, Advancing Next-Generation Open Video Coding
- VeriSilicon Drives Commercial Adoption of AV2 Across Next-Generation Video and Streaming Applications
- Cadence Announces Collaboration with Intel Foundry to Accelerate Intel 14A Process Optimization for HPC and Mobile Designs
- Menta and Presto Engineering Announce Strategic Collaboration to Accelerate Adaptive ASIC Architectures with Embedded FPGA Technology
- MIPI A-PHY To Power Industry’s First Four-Company Automotive SerDes Interoperability Demonstration at AutoSens USA