StarFive Starts Delivery of High Performance RISC-V CPU Core IP "Dubhe"
San Francisco, U.S - Dec. 8, 2021- at RISC-V Summit 2021, StarFive Technology Co., Ltd. (hereinafter “StarFive”), the leader of RISC-V software and hardware ecosystem in China, announced the official delivery of the world's highest-performance RISC-V CPU Core IP codenamed Dubhe to its customers. As we all know, Big Dipper always points to the North Star. Dubhe, the closest to Polaris among Big Dipper, guides the direction for six other stars. The name “Dubhe” implies that this RISC-V CPU Core IP is the pioneer of RISC-V products in high-performance applications.
As a 64-bit high performance CPU Core IP based on RISC-V, Dubhe offers the most complete instruction sets so far, including RV64GC, B (Bit Manipulation), N (User-Level Interrupts), and instruction sets needed for high-performance computing, including V (Vector 1.0) and H (Hypervisor). Dubhe is a super scaler design with deep out of order execution, and is highly optimized for performance.
Dubhe has attracted tremendous amount of attention from the industry since its annocement last December. Customers from data center, PC, mobile device, high-performance network communication and machine learning are engaging with StarFive for collaboration. According to customer evaluations, the working frequency of Dubhe can reach 2GHz@TSMC 12nm, with SPECint2006 of 8.9/GHz, Dhrystone of 6.6 DMIPS/MHz and CoreMark of 7.6/MHz. Customers believes that Dubhe is an ideal processor core to meet their requirements in new products.
Dubhe delivery is not only an important milestone of StarFive high-end processor core product.
Related Semiconductor IP
- RISC-V Debug & Trace IP
- RISC-V IOPMP IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- 64-bit RISC-V core with in-order single issue pipeline. Tiny Linux-capable processor for IoT applications.
- Multi-core capable RISC-V processor with vector extensions
Related News
- Andes Technology Further Expands Long-term Collaboration with Sequans Communications with AndesCore™ A25MP and N25F RISC-V CPU Core Licenses
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Codasip looks to Silicon Creations’ PLL to drive RISC-V Automotive Safety-Critical Core
Latest News
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options
- Siemens to acquire Precision Innovations to expand AI-powered system-on-a-chip design exploration and optimization
- RISC-V Europe Summit 2026: Beyond Embedded Electronics