Spectral releases Silicon proven High Speed Low Power SRAM compilers in the 40/45nm CMOS/RFSOI process nodes targeted for a wide range of IOT & 5G Applications
SOMERVILLE, N.J. -- June 26, 2018 -- Spectral Design & Test Inc. (SDT) today announced that their lead customers are integrating dozens of configurations of SRAM & Register File macros generated by Memory compilers developed in 40/45nm bulk CMOS & RFSOI nodes across multiple foundries.
Mobile applications like home automation to energy measurement devices require increased intelligence to make decisions resulting in a requirement for energy efficient microcontrollers that require low power, high density memories. SDT customers have done multiple tape outs and are ramping up production of their extreme low power IOT devices using SDT’s best in class differentiated low power, high speed memory macros.
Memory Compilers developed in the 45/40nm node support embedded & non-embedded flash processes. They use a combination of high density & high speed bit cells to generate RAM macros. Spectral software and methodology analyze bit cells for cell stability at extreme conditions including low voltage and aging effects. Low power retention modes are achieved by proprietary source biasing design technique finetuned across operational voltages. The Spectral-RAM architecture interprets the sequence of Read/Write patterns and makes appropriate adjustments to the self timed circuits to achieve extremely low dynamic power voltages. With appropriate levels of read & write assist, Spectral designs can seamlessly support dynamic voltage scaling without stressing devices. "High capacity, low power SRAMs are a challenge in low power 40nm process nodes because these present a unique challenge of designing with weak, highly variable bit cells at reduced supply voltages,” said Deepak Mehta, President & CEO of SDT. Aside from low power IOT applications, there is a rise in demand for 5G devices that can operate at very high speed. Many applications such as these are well suited to RFSOI process nodes. Using a combination of silicon proven architectures and a robust Memory Development Platform, we can generate Memory Designs with the highest Quality standards required by the most demanding customers.” Spectral will be demonstrating their Memory Development & Delivery Platform at the Design Automation Conference from June25-June28.
For more information about Spectral’s Silicon Proven Memory IP, please reach out to us at sales@spectral-dt.com
Or check out our website at: www.spectral-dt.com
Related Semiconductor IP
- TSMC CLN5FF High Density Single Port SRAM Compiler
- Dual Port SRAM compiler - Memory optimized for high density and low power - Dual Rail - compiler range up to 288 k
- Single Port SRAM compiler - Memory optimized for high density and low power - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
Related News
- M31 Technology Announces Its Release of TSMC's 28HPC+ ULL SRAM Compilers for the Intelligent Device Market
- Faraday Announces World's Smallest Footprint 40eHV and 40LP SRAM Compiler
- Spectral announces "Enablement Package" for Silicon proven Reference SRAM designs on advanced process nodes
- M31 Technology Develops SRAM Compiler IP on TSMC's 28nm Embedded Flash Process Technology Providing High Performance and Low Power Solutions
Latest News
- Arteris Deployed by Speedata for Data Center Compute
- Siemens to acquire Defacto Technologies to complement its EDA portfolio with automated SoC design creation
- Mach42 Completes £7M Funding Round, Led by IP Group With Investment From BGF and Foresight Group
- ELECTRA IC Unveils Comprehensive IP Core Suite for Next-Generation Post-Quantum Cryptography
- CAST Enhances Serial Memory Controller IP with Encryption, Low-Power, and ASIL-Ready Options