Soitec files for declaratory relief in U.S. Court against MEMC
Bernin, France, November 22, 2005 - Soitec, the world’s leading supplier of silicon-on-insulator (SOI) wafers and other engineered substrates for the semiconductor industry, today announced it has filed for declaratory relief in the U.S. District Court of Delaware in response to allegations of patent infringement made by MEMC Electronic Materials, Inc. In a complaint filed on November 21, 2005, Soitec stipulates that it does not infringe on any of MEMC’s patents involving the production and use of so-called ‘COP-free silicon’, in the fabrication of SOI wafers, and that in addition, these patents are not valid under U.S. law.
André-Jacques Auberton-Hervé, Soitec's CEO, said: “We offered to discuss our position with MEMC but they replied that they did not want to debate these issues with us. In the face of their allegations and threats, we had no choice but to ask the Court to intervene. We are confident that the Court will sustain our position.”
André-Jacques Auberton-Hervé, Soitec's CEO, said: “We offered to discuss our position with MEMC but they replied that they did not want to debate these issues with us. In the face of their allegations and threats, we had no choice but to ask the Court to intervene. We are confident that the Court will sustain our position.”
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related News
- MEMC Conducts Seizure and Files Suit Against Soitec for Patent Infringement
- Intersil files SOI suit against Soitec
- California Court Grants MOSAID'S Motion to dismiss Micron's complaint for declaratory judgment
- Federal Trade Commission Files Petition for Certiorari in the Supreme Court in Rambus Case
Latest News
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers