Envis Rolls Out SOC and IP Power Reduction Services
Collaborative model to deploy next-generation algorithms, designs and IP
SANTA CLARA, Calif. â December 16, 2008 â Envis Corporation today formally announced its Power Reduction Services. Under this program, Envis is working collaboratively with select customers to deliver SOC and IP power reduction. Results of 20% up to 60% have been achieved, even on designs which had already been power-optimized.
For designers who urgently need to reduce power to meet their specification or package; for designers in power-sensitive markets who donât want to waste a micro-watt; for designers who succeed or fail on power-per-performance metrics; and for design services companies whose customers care about low power: Envis delivers a pre-agreed power savings or there is no charge to the customer.
Envis Power Reduction Services encompass combinational clock gating, sequential clock gating, and more. The program also offers quantitative methods to measure power before and after power reduction, as well as throughout the design flow.
In addition to the superior technology, there are compelling financial benefits to working with Envis, which are very important given the current business climate. Low project schedule risk, low fixed costs since Envis supplies the resources, and low budget impact are the hallmarks.
âEnvisâ Chill and Kelvin power-reduction software, coupled with our engineering expertise, is delivering tremendous value to customers struggling with power consumption issues,â commented Envis CEO AJ Sen. âThis program is in direct response to our customersâ demands that vendors deliver more than promises, and demonstrate tangible results.â
âPower reduction techniques in the market today are quite primitive, actually and they leave a lot on the table,â said Hamid Savoj, CTO of Envis. âBased on our unique technology, we can deliver superior results to our customers.â
Pricing and AvailabilityEnvis Power Reduction Services are available now, and start at $30K for a design up to 4M gates (1M instances) under a standard services agreement model.
Contact
For more information on how Envis can provide low-power services for your designs, please email support@envis.com.
About Envis
Envis helps automatically reduce power consumption in electronic designs, delivering significant competitive advantage, cost reduction and time-to-market advantages for applications spanning wireless, consumer, computing, networking, telecommunications, gaming, entertainment, and automotive. Envis is privately held with venture funding from Sigma Partners and Concept Ventures. Please see www.envis.com.
Related Semiconductor IP
- NPU IP
- JPEG XL Encoder
- I2C Master/Slave Controller Core
- NVMe Validation Test Suite
- Hybrid Memory Cube Verification IP
Related News
- M31 and Ambiq Collaborate on TSMC N12e® Foundation IP to Address Demanding SoC Power and Area Targets
- proteanTecs Launches Power Reduction Solution for High Performance Markets
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- aiMotive Signs License Agreement with Socionext for aiWare NPU IP to Power Next-Gen ADAS SoC
Latest News
- intoPIX to Demonstrate JPEG XS, IPMX and SMPTE ST 2110 Solutions at NAB Show New York 2026
- GF unveils roadmap to deliver the world’s most advanced FD-SOI platform for Physical AI
- GlobalFoundries marks Dresden expansion milestone, announces next-generation platform for Physical AI
- TSMC September 2026 Revenue Report
- Lattice Collaborates with Arm to Advance Secure, Adaptable AI Data Center Infrastructure