Sidense Corp. Reacts to Kilopass Allegations
Ottawa, Canada – May 17, 2010 - Sidense Corp., a leading developer of Logic Non-Volatile Memory (LNVM) IP cores, has acknowledged reports that Kilopass has commenced legal proceedings against it in California by stating it believes any allegations that it is infringing Kilopass patents to be without substance or merit.
Sidense Corp. CEO Xerxes Wania pointed to Sidense’s extensive patent portfolio of over 40 patents issued and pending and its broad acceptance in the marketplace as the leading embedded OTP provider saying, “We firmly believe Sidense and our customers will not be affected by this patent dispute.”
Mr. Wania added, “Given our success in the market and our expanding customer base, we can only speculate as to the motivation behind these unproven allegations.”
About Sidense Corp.
Sidense Corp. provides secure, very dense and reliable non-volatile, one-time programmable (OTP) memory IP for use in standard-logic CMOS processes with no additional masks or process steps required and no impact on product yield. The Company’s innovative one-transistor 1T-Fuse™ architecture provides the industry’s smallest footprint, most reliable and lowest power Logic Non-Volatile Memory (NVM) IP solution. With over 40 patents granted or pending, Sidense OTP provides a field-programmable alternative solution to Flash, mask ROM and eFuse in many OTP and MTP applications.Sidense OTP memory, embedded in over 100 customer designs, is available from 180nm down to 40nm and is scalable to 28nm and below. The IP is offered at and has been adopted by all top-tier semiconductor foundries and selected IDMs. Customers are using Sidense OTP for analog trimming, code storage, encryption keys such as HDCP, WHDI, RFID and Chip ID, medical, automotive, and configurable processors and logic. For more information, please visit www.sidense.com.
Related Semiconductor IP
- ONFI/Toggle IP
- 8 - 24MHz Xtal Oscillator on TSMC 22nm
- 32kHz Xtal Oscillator on TSMC 22nm
- 1.056GHz SSCG PLL on TSMC 40nm
- 1.25GHz Multiplying PLL on TSMC 40nm
Related News
- USPTO Validates One of Three Key Kilopass 1T Anti-Fuse Patents Asserted Against Sidense
- USPTO Validates Sidense's Non-infringement Position and Rejects Two Kilopass Patents
- USPTO Examiner Maintains Position on Sidense's '855 Patent - Upholding Its Validity Over the Kilopass Peng Patents
- Kilopass Receives Favorable Markman Order Ahead of ItsPatent Infringement Trial Against Sidense
Latest News
- SiFive Paves the Path to Accelerated Adoption of RISC-V in the Datacenter with the BigSky Development Server
- Perceptia Releases Design Kit for pPLL03 on Samsung Foundry 14LPU Platform
- Brite Semiconductor Releases 28nm High-Performance SAR ADC IP, Driving Upgrades for High-Speed Signal Chain Applications
- Synopsys Updates CXL IP Portfolio for AI-Era Infrastructure
- BrainChip Launches Symphony Community Akida Bundle For IBM’s Workload Management Solution