SensorDynamics chooses Accent to get access to TSMC's semiconductor technologies
- SensorDynamics and Accent have signed a long term agreement supporting the access to TSMC's semiconductor technologies for engineering runs as well as for volume production.
As qualified European Design Center Alliance (DCA) partner of TSMC, Accent is ideally placed to assist companies wishing to utilise TSMC as the target foundry.
The Highway to Silicon programme has been structured to offer OEM and fabless small-to-medium sized enterprises (SMEs)a complete, one-stop shop for all aspects of complex IC design through to manufacturing and volume silicon delivery for COT (customer owned tooling) designs.
About SensorDynamics
SensorDynamics AG develops customer-specific, fail-safe, MEMS-based (Micro Electro Mechanical System) sensor systems and intelligent sensor interfaces for the automotive industry. SensorDynamics manages complete product cycles from system specification, through development, to production and shipment.
www.sensordynamics.cc
Related Semiconductor IP
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
- Crest Factor Reduction
Related News
- India's Chip Designers To Get Access To State-Of-The-Art Tools At Newly Launched ChipIN Centre At C-DAC Bengaluru
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC’s A16 and N2P Process Technologies
- Omni Design Technologies Tapes Out Ultra-High-Speed 64GSPS ADC on TSMC N3 process
- NEXT Semiconductor Announces Availability of its' Full Waveform Capture Digital LiDAR Processor
Latest News
- INTERA Launches EAGLE Cognit, Bringing Ultra-Low-Power Near-Memory AI Acceleration to Next-Generation Edge Devices
- AeroTSN-EP in Action: SOC-E Brings Live Aerospace TSN Demonstration to A&D TSN Summit 2026
- Agnisys and Axiomise Collaborate to Accelerate NoC Design and Formal Sign-off
- TSMC Reports Third Quarter EPS of NT$29.43
- ChipAgents Collaborates With NVIDIA to Launch Build-A-Chip-Bench for Autonomous Chip Design and Implementation