Does a SCM Controller Need a Translation Table?
Gary Hilson, EETimes
May 11, 2019
Wolley’s patented table-less architecture was developed with SCMs in mind, said president and co-founder Bernard Shung, in telephone interview with EE Times. It offers the potential of faster performance by using fewer states than existing controllers by removing the need for a flash translation layer (FTL) address table. The technology also eliminates the need for a large backup energy cap, he said, and through its design, fundamentally resolves the difficult issue of synchronization.
Shung said that Wolley’s technology reflects the company’s conviction that an SCM requires a fundamentally different controller, one that is table-less. With speeds approaching that of DRAM and the capacity and non-volatility of NAND, an SCM has been a “dream device” for decades. Added Shung, “It wasn’t until Intel/Micron announced 3D Xpoint in 2015 that people started to pay serious attention to it.”
To read the full article, click here
Related Semiconductor IP
- AP Memory VHM Controller
- High-performance, commercial-grade RISC-V CPU Core IP
- SWI3S Verification IP
- Secure Boot Loader
- Memory Subsystem
Related News
- Synopsys and Mentor Graphics to Publish Japanese Translation of Industry-Standard Reuse Methodology Manual
- CLK Design Automation announces breakthrough acceleration for AOCV table generation
- GUC Demonstrate World's First HBM3 PHY, Controller, and CoWoS Platform at 7.2 Gbps
- Experience DDR5/DDR4/LPDDR5 Combo PHY and matching Controller IP Cores seamless RAM interfacing speeds, with Silicon Proven 12FFC technology
Latest News
- Silvaco Announces Partnership with Dassault Systèmes to Advance First-Time-Right Semiconductor Manufacturing
- Socionext Broadens SoC Roadmap with Intel 18A-P Process Technology
- BrainChip and Neuromorphyx Announce an AKD1500 Embedded Developer Board, Bringing Neuromorphic AI to the Embedded Engineering Community
- M31 Reports Nearly Fourfold Growth in Advanced-Node Royalties as Long-Term Investments Begin to Bear Fruit
- Andes Technology’s D23-SE RISC-V Processor Achieves ISO 26262 ASIL‑B and ASIL‑D Certification for Functional Safety Applications