SCALINX new ASIC design center in SOPHIA-ANTIPOLIS, France
July 29, 2019 – To support its fast growth, SCALINX opened this month, in addition to its ASIC design centers in Paris and Caen, the third one in Sophia-Antipolis, France, offering services for custom designed Integrated Circuits.
“We are very excited to be opening our third ASIC design center, which has a highly educated team with tremendous IC design expertise, here in Sophia-Antipolis France” said Hussein Fakhoury, CEO of SCALINX. “Initially, this dynamic design team will consist of 5 engineers expecting rapid growth as we continue supplying application specific ICs to our customers, applying innovative art of signal conversion.”
The new design center in Sophia-Antipolis gives SCALINX the ability to augment the design support for its customers.
SCALINX is among the fastest growing and highly trusted companies in the Semiconductor Industry, designing signal conversion ASICs formed on its proprietary SCCORETM technology for Test & Measurement, Defense, Aerospace and Communications markets.
About SCCORETM technology - Smart Conversion CORE technology uses proprietary wide-band Continuous-Time ΔƩ A/D Converter architecture facilitating solutions where bandwidth vs. resolution trade-offs are implemented in programmable digital circuity. This technology leads to significant performance improvement and BoM saving.
Related Semiconductor IP
- CryptoManager Root of Trust for Use with the Caliptra Specification
- Switched Capacitor 3.6V Boost-Buck DC-DC Converter
- GlobalFoundries 22nm 3V3 GPIO
- RDMA IP
- PCIe Controller
Related News
- Aion Silicon Expands Barcelona Design Center to Meet Surging Demand for ASIC and SoC Solutions
- SCALINX expansion continues with ASIC design center in Caen, France
- Codasip Announces a New Design Center in France
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
Latest News
- Cognichip Launches ACI Enterprise: Industry's First Full-Stack Intelligence Infrastructure for Chip Design
- Rambus Enhances Enterprise-Grade Security for Data Center and AI SoCs with CryptoManager™ Root of Trust Supporting the Caliptra™ Specification
- TES offers a new DC-DC Switched Capacitor Boost-Buck Converter IP in X-FAB XC018-0.18µm CMOS technology
- Creonic Highlights SUSTAINET WP3.5 Results with Live Demonstration at Berlin 6G Conference
- AccelerComm Selected for ESA-Funded Contract Advancing Regenerative 5G Satellite Networks